s3c4510b Samsung Semiconductor, Inc., s3c4510b Datasheet - Page 310

no-image

s3c4510b

Manufacturer Part Number
s3c4510b
Description
16/32-bit Risc Microcontroller
Manufacturer
Samsung Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s3c4510b01-QE80
Manufacturer:
BOURNS
Quantity:
400 000
Part Number:
s3c4510b01-QE80
Manufacturer:
SUNMNG
Quantity:
853
Part Number:
s3c4510b01-QE80
Manufacturer:
SAMSUNG
Quantity:
8 000
Part Number:
s3c4510b01-QER0
Manufacturer:
AMCC
Quantity:
156
Part Number:
s3c4510b01-QER0
Manufacturer:
SAMSUMG
Quantity:
20 000
Company:
Part Number:
s3c4510b01-QER0
Quantity:
58
Part Number:
s3c4510b01-QERO
Manufacturer:
Panasonic
Quantity:
12 000
Part Number:
s3c4510b01-QERO
Manufacturer:
SAMSUNG
Quantity:
16 615
HDLC CONTROLLERS
HDLC SPECIAL REGISTERS
The HDLC special registers are defined as read-only or write-only registers according to the direction of
information flow. The addresses of these registers are shown in Table 8-4 and 8-5.
The transmitter FIFO register can be accessed using two different addresses, the frame terminate address and
the frame continue address. The functions of these addresses are discussed in detail in the FIFO section below.
8-24
HMODE
HCON
HSTAT
HINTEN
HTxFIFOC
(Frame Continue)
HTxFIFOT
(Frame
Terminate)
HRxFIFO
HBRGTC
HPRMB
HSAR0
HSAR1
HSAR2
HSAR3
HMASK
HDMATxPTR
HDMARxPTR
HMFLR
HRBSR
Registers
0 7000
0 7004
0 7008
0 700c
0 7010
0 7014
0 7018
0 701c
0 7020
0 7024
0 7028
0 702c
0 7030
0 7034
0 7038
0 703c
0 7040
0 7044
Offset
Table 8-4. HDLC Channel A Special Registers
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W
W
R
HDLC mode register
HDLC control register
HDLC status register
HDLC interrupt enable register
HTxFIFO frame continue register
HTxFIFO frame terminate register
HRxFIFO entry register
HDLC BRG time constant register
HDLC preamble register
HDLC station address 0
HDLC station address 1
HDLC station address 2
HDLC station address 3
HDLC mask register
DMA Tx buffer descriptor pointer
DMA Rx buffer descriptor pointer
Maximum frame length register
Receive buffer size register
Description
0 00000000
0 00000000
0 00000000
0 00000000
0 00000000
0 00000000
0 00000000
0 00000000
0 00000000
0 00000000
0 00000000
0 00000000
0 FFFFFFFF
0 FFFFFFFF
0 XXXX0000
0 XXXX0000
Reset Value
S3C4510B

Related parts for s3c4510b