h8s-2161b Renesas Electronics Corporation., h8s-2161b Datasheet - Page 696

no-image

h8s-2161b

Manufacturer Part Number
h8s-2161b
Description
Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2100 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
Section 25 Power-Down Modes
25.1.1
SBYCR controls power-down modes.
Bit
7
6
5
4
3
Rev. 3.00 Mar 21, 2006 page 642 of 788
REJ09B0300-0300
Bit Name Initial Value R/W
SSBY
STS2
STS1
STS0
Standby Control Register (SBYCR)
0
0
0
0
0
R/W
R/W
R/W
R
R/W
Description
Software Standby
Specifies the operating mode to be entered after executing
the SLEEP instruction.
When the SLEEP instruction is executed in high-speed
mode or medium-speed mode:
0: Shifts to sleep mode
1: Shifts to software standby mode, subactive mode, or
When the SLEEP instruction is executed in subactive
mode:
0: Shifts to subsleep mode
1: Shifts to watch mode or high-speed mode
Note that the SSBY bit is not changed even if a mode
transition occurs by an interrupt.
Standby Timer Select 2 to 0
Selects the wait time for clock stabilization from clock
oscillation start when canceling software standby mode,
watch mode, or subactive mode. Select a wait time of 8 ms
(oscillation stabilization time) or more, depending on the
operating frequency. Table 25.1 shows the relationship
between the STS2 to STS0 values and wait time.
With an external clock, there are no specific wait
requirements. Normally the minimum value is
recommended.
Reserved
This bit is always read as 0, and cannot be modified.
watch mode

Related parts for h8s-2161b