ATSAM3U-EK Atmel, ATSAM3U-EK Datasheet - Page 375

• Manufacturer Part Number: ATSAM3U-EK
• Description: KIT EVAL FOR AT91SAM3U CORTEX
• Manufacturer: Atmel
• Type: MCUr

Specifications of ATSAM3U-EK

• Contents: Board
• Processor To Be Evaluated: SAM3U
• Data Bus Width: 32 bit
• Interface Type: RS-232, USB
• Operating Supply Voltage: 3 V
• Silicon Manufacturer: Atmel
• Core Architecture: ARM
• Core Sub-architecture: Cortex - M3
• Silicon Core Number: SAM3U4E
• Silicon Family Name: SAM3U
• Kit Contents: Board CD Docs
• Rohs Compliant: Yes
• For Use With/related Products: AT91SAM3U
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure 25-22. TDF Mode = 0: TDF wait states between read and write accesses on the same chip select
25.14 External Wait
25.14.1
25.14.2
6430D–ATARM–25-Mar-11
6430D–ATARM–25-Mar-11
write2 controlling signal
read1 controlling signal
NBS0, NBS1,
Restriction
Frozen Mode
A0, A1
A[23:2]
D[15:0]
(NWE)
(NRD)
MCK
Any access can be extended by an external device using the NWAIT input signal of the SMC.
The EXNW_MODE field of the SMC_MODE register on the corresponding chip select must be
set to either to “10” (frozen mode) or “11” (ready mode). When the EXNW_MODE is set to “00”
(disabled), the NWAIT signal is simply ignored on the corresponding chip select. The NWAIT
signal delays the read or write operation in regards to the read or write controlling signal,
depending on the read and write modes of the corresponding chip select.
When one of the EXNW_MODE is enabled, it is mandatory to program at least one hold cycle
for the read/write controlling signal. For that reason, the NWAIT signal cannot be used in Slow
Clock Mode
The NWAIT signal is assumed to be a response of the external device to the read/write request
of the SMC. Then NWAIT is examined by the SMC only in the pulse state of the read or write
controlling signal. The assertion of the NWAIT signal outside the expected period has no impact
on SMC behavior.
When the external device asserts the NWAIT signal (active low), and after internal synchroniza-
tion of this signal, the SMC state is frozen, i.e., SMC internal counters are frozen, and all control
signals remain unchanged. When the resynchronized NWAIT signal is deasserted, the SMC
completes the access, resuming the access from the point where it was stopped. See
23. This mode must be selected when the external device uses the NWAIT signal to delay the
access and to freeze the SMC.
TDF_CYCLES = 5
read1 cycle
(“Slow Clock Mode” on page
read1 hold = 1
Read to Write
Wait State
TDF_CYCLES = 5
381).
4 TDF WAIT STATES
SAM3U Series
SAM3U Series
write2 setup = 1
(optimization disabled)
TDF_MODE = 0
write2 cycle
Figure 25-
375
375