cx28394 Conexant Systems, Inc., cx28394 Datasheet - Page 102

• Manufacturer Part Number: cx28394
• Description: Quad/x16/octal-t1/e1/j1 Framers
• Manufacturer: Conexant Systems, Inc.

2.0 Circuit Description
2.4 Transmitter
Figure 2-22. Polled Transmit Data Link Processing
2-44
the Data Link Controller
2.4.2.6 Programming
The Transmit Data Link Controller can be programmed according to the system
CPU bandwidth. For systems with sufficient CPU bandwidth, the data link status
can be polled, and the 64-byte transmit FIFO buffer can be used as a single-byte
transmit buffer. For systems with limited CPU bandwidth, the data link can be
interrupt-driven, and the entire 64-byte transmit FIFO buffer can be used to store
entire messages. See
and interrupt-driven Transmit Data Link Controller software.
request register directing software to the lower levels (see Master Interrupt
Request register; addr 081 and Interrupt Request register; addr 003). Of all the
interrupt sources, the two most significant bandwidth requirements are signaling
and data link interrupts. Each data link controller has a top-level interrupt status
register that reports data link operations (see Data Link 1 and 2 Interrupt Status
registers [ISR2; addr 009, and ISR1; 00A]). The processor uses a three-step
interrupt scheme for the data link:
No
The device uses a hierarchical interrupt structure, with one top-level interrupt
1.
2.
3.
Write Block/Byte to FIFO
Read the Master Interrupt Request register to determine which framer is
interrupted.
Read the Interrupt Request register for that framer.
Use that register value to read the corresponding Data Link Interrupt
Status register.
Wait N Milliseconds
Transmit Message
Read FIFO Status
Yes
FIFO Empty
Message
or Near
End of
Empty
If
If
No
Conexant
Figures 2-22
Yes
and
Write End of Message Register
2-23
for a high level description of polling
Quad/x16/Octal—T1/E1/J1 Framers
Return
0x00
0x20
0x40
CX28394/28395/28398
Message
Block 1
Block 2
Block 3
100054E