PCI-T32-XP-N2 Lattice, PCI-T32-XP-N2 Datasheet - Page 41

no-image

PCI-T32-XP-N2

Manufacturer Part Number
PCI-T32-XP-N2
Description
FPGA - Field Programmable Gate Array PCI Target 32B
Manufacturer
Lattice
Datasheet

Specifications of PCI-T32-XP-N2

Factory Pack Quantity
1
Lattice Semiconductor
IPUG18_09.2, November 2010
Figure 2-11. 32-bit Master Single Read Transaction with a 64-bit Local Interface
lm_burst_length[11:0]
lm_termination[2:0]
lm_burst_cnt[12:0]
l_data_out[63:32]
lm_64bit_transn
l_data_out[31:0]
lm_cben_in[3:0]
lm_cben_in[7:4]
lm_hdata_xfern
lm_ldata_xfern
l_ad_in[63:32]
lm_status[3:0]
l_ad_in[31:0]
lm_req64n
ad[63:32]
cben[3:0]
cben[7:4]
ad[31:0]
devseln
lm_gntn
lm_rdyn
framen
ack64n
req64n
par64
irdyn
trdyn
reqn
gntn
par
clk
1
2
Termination
Bus
3
Bus Length
Command
Don’t care
Don’t care
Address
( = 1 )
Bus
4
5
Don’t care
Don’t care
Don’t care
Address
Loading
Don’t care
Don’t care
Don’t care
Don’t care
6
41
Command
Don’t care
Address
Bus
Don’t care
Bus Length
Don’t care
7
( = 1 )
Enable 2
Address
Parity
Byte
Byte Enable 1
Byte Enable 2
8
Transaction
Bus
Byte Enable 1
9
Data 1
2
Don’t care
Don’t care
Don’t care
Data Parity 1
10
Data 2
Data 1
Functional Description
1
11
PCI IP Core User’s Guide
Don’t care
Don’t care
Parity 2
Data 2
Data
Termination
Termination
Don’t care
12
Normal
Bus
0
Don’t care
13

Related parts for PCI-T32-XP-N2