HD64F3644H Renesas Electronics America, HD64F3644H Datasheet - Page 323

IC H8 MCU FLASH 32K 64-QFP

HD64F3644H

Manufacturer Part Number
HD64F3644H
Description
IC H8 MCU FLASH 32K 64-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3644H

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Package
64PQFP
Family Name
H8
Maximum Speed
8 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
45
Interface Type
SCI
On-chip Adc
8-chx8-bit
Number Of Timers
4
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3644H
Manufacturer:
HITACHI
Quantity:
490
Part Number:
HD64F3644H
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644H
Manufacturer:
HD
Quantity:
20 000
Company:
Part Number:
HD64F3644H
Quantity:
27
Part Number:
HD64F3644HV
Manufacturer:
Renesas
Quantity:
600
Part Number:
HD64F3644HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3644HV/H83644
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit 6 Receive Data Register Full (RDRF): Bit 6 indicates that received data is stored in RDR.
Bit 6: RDRF
0
1
Note: If an error is detected in the receive data, or if the RE bit in SCR3 has been cleared to 0,
Bit 5 Overrun Error (OER): Bit 5 indicates that an overrun error has occurred during
reception.
Bit 5: OER
0
1
Notes: 1. When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its previous
RDR and bit RDRF are not affected and retain their previous state.
Note that if data reception is completed while bit RDRF is still set to 1, an overrun error
(OER) will result and the receive data will be lost.
2. RDR retains the receive data it held before the overrun error occurred, and data
state.
received after the error is lost. Reception cannot be continued with bit OER set to 1,
and in synchronous mode, transmission cannot be continued either.
There is no receive data in RDR
Clearing conditions:
There is receive data in RDR
Setting condition:
When reception ends normally and receive data is transferred from RSR to
RDR
Reception in progress or completed *
Clearing condition:
After reading OER = 1, cleared by writing 0 to OER
An overrun error has occurred during reception *
Setting condition:
When reception is completed with RDRF set to 1
Description
Description
After reading RDRF = 1, cleared by writing 0 to RDRF
When RDR data is read by an instruction
Section 10 Serial Communication Interface
1
Rev. 6.00 Sep 12, 2006 page 301 of 526
2
REJ09B0326-0600
(initial value)
(initial value)

Related parts for HD64F3644H