HD64F3644H Renesas Electronics America, HD64F3644H Datasheet - Page 328

IC H8 MCU FLASH 32K 64-QFP

HD64F3644H

Manufacturer Part Number
HD64F3644H
Description
IC H8 MCU FLASH 32K 64-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3644H

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Package
64PQFP
Family Name
H8
Maximum Speed
8 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
45
Interface Type
SCI
On-chip Adc
8-chx8-bit
Number Of Timers
4
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3644H
Manufacturer:
HITACHI
Quantity:
490
Part Number:
HD64F3644H
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644H
Manufacturer:
HD
Quantity:
20 000
Company:
Part Number:
HD64F3644H
Quantity:
27
Part Number:
HD64F3644HV
Manufacturer:
Renesas
Quantity:
600
Part Number:
HD64F3644HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3644HV/H83644
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 10 Serial Communication Interface
Notes: 1. The setting should be made so that the error is not more than 1%.
Table 10.7 Relation between n and Clock
n
0
1
2
3
Rev. 6.00 Sep 12, 2006 page 306 of 526
REJ09B0326-0600
2. The value set in BRR is given by the following equation:
3. The error in table 10.6 is the value obtained from the following equation, rounded to
N =
where
B:
N:
OSC: Value of
n:
two decimal places.
Error (%) =
(64
Bit rate (bit/s)
Baud rate generator BRR setting (0 ≤ N ≤ 255)
Baud rate generator input clock number (n = 0, 1, 2, or 3)
(The relation between n and the clock is shown in table 10.7.)
OSC
2
B (rate obtained from n, N, OSC) – R (bit rate in left-hand column in table 10.6)
2n
Clock
/4
16
/64
B)
OSC
10
(MHz)
6
– 1
R (bit rate in left-hand column in table 10.6)
CKS1
0
0
1
1
SMR Setting
CKS0
0
1
0
1
100

Related parts for HD64F3644H