LPC1114FHN33/203,5 NXP Semiconductors, LPC1114FHN33/203,5 Datasheet - Page 296

no-image

LPC1114FHN33/203,5

Manufacturer Part Number
LPC1114FHN33/203,5
Description
ARM Microcontrollers - MCU Cortex-M0 32 kB Fl 8 kB SRAM
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1114FHN33/203,5

Rohs
yes
Core
ARM Cortex M0
Processor Series
LPC1114
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
32 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.6 V
Operating Temperature Range
- 65 C to + 150 C
Package / Case
HVQFN-33
Mounting Style
SMD/SMT
Factory Pack Quantity
260
NXP Semiconductors
UM10398
User manual
16.6.3.6 CAN interrupt pending 2 register
16.6.3.7 CAN message valid 1 register
16.6.3.8 CAN message valid 2 register
This register contains the INTPND bits of message objects 32 to 17. By reading out the
INTPND bits, the CPU can check for which Message Object an interrupt is pending. The
INTPND bit of a specific Message Object can be set/reset by the CPU via the IFx
Message Interface Registers or by the Message Handler after reception or after a
successful transmission of a frame. This will also affect the value of INTPND in the
Interrupt Register.
Table 271. CAN interrupt pending 2 register (CANIR2, addresses 0x4005 0144) bit
This register contains the MSGVAL bits of message objects 16 to 1. By reading out the
MSGVAL bits, the CPU can check which Message Object is valid. The MSGVAL bit of a
specific Message Object can be set/reset by the CPU via the IFx Message Interface
Registers.
Table 272. CAN message valid 1 register (CANMSGV1, addresses 0x4005 0160) bit
This register contains the MSGVAL bits of message objects 32 to 17. By reading out the
MSGVAL bits, the CPU can check which Message Object is valid. The MSGVAL bit of a
specific Message Object can be set/reset by the CPU via the IFx Message Interface
Registers.
Table 273. CAN message valid 2 register (CANMSGV2, address 0x4005 0164) bit description
Bit
15:0
31:16 -
Bit
15:0
31:16 -
Bit
15:0
31:16 -
Symbol
INTPND[32:17] Interrupt pending bits of message objects 32 to 17.
Symbol
MSGVAL[32:17] Message valid bits of message objects 32 to 17.
Symbol
MSGVAL[16:1] Message valid bits of message objects 16 to 1.
description
description
All information provided in this document is subject to legal disclaimers.
Rev. 12 — 24 September 2012
Description
0 = This message object is ignored by the message
handler.
1 = This message object is the source of an interrupt.
Reserved
Description
0 = This message object is ignored by the message
handler.
1 = This message object is configured and should be
considered by the message handler.
Reserved
Description
0 = This message object is ignored by the message
handler.
1 = This message object is configured and should
be considered by the message handler.
Reserved
Chapter 16: LPC111x/LPC11Cxx C_CAN controller
UM10398
© NXP B.V. 2012. All rights reserved.
Access Reset
R
-
Reset
value
0x00
-
Reset
value
0x00
-
Access
R
-
Access
R
-
296 of 538
value
0x00
-

Related parts for LPC1114FHN33/203,5