R0K572011S000BE Renesas Electronics America, R0K572011S000BE Datasheet - Page 384

• Manufacturer Part Number: R0K572011S000BE
• Description: KIT STARTER FOR SH7201
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K572011S000BE

• Contents: CPU Board, LCD Display Module, E8 Emulator, Cable, QuickStart Guide and CD-ROM
• For Use With/related Products: SH7201
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Section 11 Direct Memory Access Controller (DMAC)
(2)
When an edge sense is specified (STRG = "00" or "10"), the rising or falling edge of the DMA
request signal indicates a DMA request.
When the selected edge is detected, the DMA request bit (DREQ) in the DMA control register B
(DMCNTBn) is set to "1". After that, the value in the DMA request bit (DREQ) is retained
regardless of shifts in the level of the DMA request signal. After the DMA request has been
accepted and the DAM acknowledge signal output, the DMA request bit (DREQ) is automatically
cleared to "0".
Since DMA requests are internally retained for a channel in edge sense mode, further occurrences
of the selected edge of the DMA request signal are ignored since the DMA request bit (DREQ)
has already been set back to "1".
Figure 11.9 is an example of DMA request reception processing when an edge sense is selected.
Page 356 of 1190
System clock
DMA state
DMA request input
(falling edge sense)
DMA acknowledge
output
DMA request bit
[Legend]
: Sampling point for DMA requests
The DMA request bit is set on detection of the selected edge.
The DMA request is thus maintained despite further changes
in the level of the DMA request signal.
Edge sense
Figure 11.9 Example of DMA Request Reception Processing
When the DMA request is accepted, the DMA acknowledge
signal is activated and the DMA request bit is cleared.
when an Edge Sense is Selected
Read
The DMA request bit is set on detection of the selected edge.
The DMA request is thus maintained despite further changes
in the level of the DMA request signal.
Start of single operand transfer
Write
R01UH0026EJ0300 Rev. 3.00
Read
SH7201 Group
Sep 24, 2010