R0K572011S000BE Renesas Electronics America, R0K572011S000BE Datasheet - Page 662

• Manufacturer Part Number: R0K572011S000BE
• Description: KIT STARTER FOR SH7201
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K572011S000BE

• Contents: CPU Board, LCD Display Module, E8 Emulator, Cable, QuickStart Guide and CD-ROM
• For Use With/related Products: SH7201
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Section 14 Watchdog Timer (WDT)
14.4.3
1. Set the WT/IT bit in WTCSR to 1, the type of count clock in the CKS[2:0] bits in WTCSR,
2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
3. While operating in watchdog timer mode, rewrite the counter periodically to H'00 to prevent
4. When the counter overflows, the WDT sets the WOVF flag in WRCSR to 1, and the
5. If the RSTE bit in WRCSR is set to 1, a signal to reset the inside of this LSI can be generated
6. When a WDT overflow reset is generated simultaneously with a reset input on the RES pin,
Page 634 of 1190
Internal
reset signal*
[Legend]
WT/IT:
TME:
Note: * Internal reset signal occurs only when the RSTE bit is set to 1.
WDTOVF
signal
whether this LSI is to be reset internally or not in the RSTE bit in WRCSR, the reset type if it
is generated in the RSTS bit in WRCSR, and the initial value of the counter in WTCNT.
the counter from overflowing.
WDTOVF signal is output externally (figure 14.4). The WDTOVF signal can be used to reset
the system. The WDTOVF signal is output for 64 × Pφ clock cycles.
simultaneously with the WDTOVF signal. Either power-on reset or manual reset can be
selected for this interrupt by the RSTS bit in WRCSR. The internal reset signal is output for
128 × Pφ clock cycles.
the RES pin reset takes priority, and the WOVF bit in WRCSR is cleared to 0.
WTCNT value
H'FF
H'00
Timer mode select bit
Timer enable bit
Using Watchdog Timer Mode
WT/IT = 1
TME = 1
Figure 14.4 Operation in Watchdog Timer Mode
H'00 written
in WTCNT
WDTOVF and internal reset generated
64
WOVF = 1
128
Overflow
P clock cycles
P clock cycles
WT/IT = 1
TME = 1
R01UH0026EJ0300 Rev. 3.00
H'00 written
in WTCNT
SH7201 Group
Sep 24, 2010
Time