SC1200UFH-266 AMD (ADVANCED MICRO DEVICES), SC1200UFH-266 Datasheet - Page 117

no-image

SC1200UFH-266

Manufacturer Part Number
SC1200UFH-266
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of SC1200UFH-266

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC1200UFH-266
Quantity:
12 388
Part Number:
SC1200UFH-266
Manufacturer:
AMD
Quantity:
748
Part Number:
SC1200UFH-266
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC1200UFH-266BF
Manufacturer:
TDK
Quantity:
120
Part Number:
SC1200UFH-266F
Manufacturer:
CONEXANT
Quantity:
230
Part Number:
SC1200UFH-266F 33
Manufacturer:
RENESAS
Quantity:
2 342
SuperI/O Module
5.6.2
The SWC registers are organized in two banks. The offsets
are related to a base address that is determined by the
SWC Base Address Register in the logical device configu-
ration. The lower three registers are common to the two
banks while the upper registers (03h-0Fh) are divided as
follows:
AMD Geode™ SC1200/SC1201 Processor Data Book
Offset
Offset
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
SWC Registers
Table 5-28. Bank 1 - CEIR Wakeup Configuration and Control Register Map
Table 5-27. Banks 0 and 1 - Common Control and Status Register Map
R/W1C
Type
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
---
WKSR. Wakeup Events Status Register
WKCR. Wakeup Events Control Register
WKCFG. Wakeup Configuration Register
Name
IRWCR. CEIR Wakeup Control Register
RSVD. Reserved
IRWAD. CEIR Wakeup Address Register
IRWAM. CEIR Wakeup Address Mask Register
ADSR. CEIR Address Shift Register
IRWTR0L. CEIR Wakeup, Range 0, Low Limit Register
IRWTR0H. CEIR Wakeup, Range 0, High Limit Register
IRWTR1L. CEIR Wakeup, Range 1, Low Limit Register
IRWTR1H. CEIR Wakeup, Range 1, High Limit Register
IRWTR2L. CEIR Wakeup, Range 2, Low Limit Register
IRWTR2H. CEIR Wakeup, Range 2, High Limit Register
IRWTR3L. CEIR Wakeup, Range 3, Low Limit Register
IRWTR3H. CEIR Wakeup, Range 3, High Limit Register
Name
• Bank 0 holds reserved registers.
• Bank 1 holds the CEIR Control Registers.
The active bank is selected through the Configuration Bank
Select field (bits [1:0]) in the Wakeup Configuration Regis-
ter (WKCFG). See Table 5-29 on page 118.
The tables that follow provide register maps and bit defini-
tions for Banks 0 and 1.
32579B
Reset
Reset
Value
Value
00h
03h
00h
00h
00h
E0h
10h
14h
07h
0Bh
50h
64h
28h
32h
00h
---
117

Related parts for SC1200UFH-266