SC1200UFH-266 AMD (ADVANCED MICRO DEVICES), SC1200UFH-266 Datasheet - Page 155

• Manufacturer Part Number: SC1200UFH-266
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of SC1200UFH-266

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / Rohs Status: Not Compliant

Core Logic Module
6.2.6.3
The Core Logic module contains two 8259A-equivalent
programmable interrupt controllers, with eight interrupt
request lines each, for a total of 16 interrupts. The PIC
devices support all x86 modes of operation except Special
Fully Nested mode. The two controllers are cascaded inter-
nally, and two of the interrupt request inputs are connected
to the internal circuitry. This allows a total of 13 externally
available interrupt requests. See Figure 6-9.
Each Core Logic IRQ signal can be individually selected to
as edge- or level-sensitive. The four PCI interrupt signals
may be routed internally to any PIC IRQ.
.
Three interrupts are available externally depending upon
selected ball multiplexing:
1)
2)
3)
More of the IRQs are available through the use of SERIRQ
(muxed with GPIO39) function. See Table 6-4.
AMD Geode™ SC1200/SC1201 Processor Data Book
RTC_IRQ#
8254 Timer 0
IRQ15 (muxed with GPIO11+RI2#),
IRQ14 (muxed with TFTD1), and
IRQ9 (muxed with IDE_DATA6)
Figure 6-8. PIC Interrupt Controllers
Programmable Interrupt Controller
FPU
IRQ0
IRQ1
IRQ2
IRQ3
IRQ4
IRQ5
IRQ6
IRQ7
IRQ8#
IRQ9
IRQ10
IRQ11
IRQ12
IRQ13
IRQ14
IRQ15
IR0
IR1
IR2
IR3
IR4
IR5
IR6
IR7
IR0
IR1
IR2
IR3
IR4
IR5
IR6
IR7
Internal
INTR
The Core Logic module allows PCI interrupt signals INTA#,
INTB#, INTC# (muxed with GPIO19+IOCHRDY) and
INTD# (muxed with IDE_DATA7) to be routed internally to
any IRQ signal. The routing can be modified through Core
Logic module’s configuration registers. If this is done, the
IRQ input must be configured to be level- rather than edge-
sensitive. IRQ inputs may be individually programmed to be
level-sensitive with the Interrupt Sensitivity configuration
registers at I/O address space 4D0h and 4D1h. PCI inter-
rupt configuration is discussed in further detail in “PCI
Compatible Interrupts” on page 156.
Master
IRQ
IRQ0
IRQ2
IRQ8#
IRQ13
IRQ15
IRQ14
IRQ12
IRQ11
IRQ10
IRQ9
IRQ7
IRQ6
IRQ5
IRQ4
IRQ3
IRQ1
Table 6-4. PIC Interrupt Mapping
Mapping
Connected to the OUT0 (system timer) of
the internal 8254 PIT.
Connected to the slave’s INTR for a cas-
caded configuration.
Connected to internal RTC.
Connected to the FPU interface of the
GX1 module.
Interrupts available to other functions
32579B
155