SC1200UFH-266 AMD (ADVANCED MICRO DEVICES), SC1200UFH-266 Datasheet - Page 253

no-image

SC1200UFH-266

Manufacturer Part Number
SC1200UFH-266
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of SC1200UFH-266

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC1200UFH-266
Quantity:
12 388
Part Number:
SC1200UFH-266
Manufacturer:
AMD
Quantity:
748
Part Number:
SC1200UFH-266
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC1200UFH-266BF
Manufacturer:
TDK
Quantity:
120
Part Number:
SC1200UFH-266F
Manufacturer:
CONEXANT
Quantity:
230
Part Number:
SC1200UFH-266F 33
Manufacturer:
RENESAS
Quantity:
2 342
Core Logic Module - SMI Status and ACPI Registers - Function 1
AMD Geode™ SC1200/SC1201 Processor Data Book
Offset 14h
Offset 15h
Bit
2:1
7:4
7
6
5
4
3
0
3
2
1
0
7
6
Description
Reserved. Must be set to 0
USB_EN. Allow USB events to generate a SCI.
0: Disable.
1: Enable
THRM_EN. Allow THRM# to generate an SCI.
0: Disable.
1: Enable
SMI_EN. Allow SMI events to generate an SCI.
0: Disable.
1: Enable
GPIO_EN. Allow GPIOs (GPIO47-GPIO32 and GPIO15-GPIO0) to generate an SCI.
0: Disable.
1: Enable.
F0BAR0+I/O Offset 08h/18h selects which GPIOs are enabled for PME generation. This bit (GPIO_EN) globally enables
those selected GPIOs for generation of an SCI.
Reserved. Must be set to 0.
PWR_U_REQ_EN. Allow power-up request events from the SuperI/O module to generate an SCI.
0: Disable.
1: Enable.
A power-up request event is defined as any of the following events/activities: Modem, Telephone, Keyboard, Mouse, CEIR
(Consumer Electronic Infrared)
Reserved. Must be set to 0.
Reserved.
GPWIO2_POL. Select GPWIO2 polarity.
0: Active high
1: Active low
GPWIO1_POL. Select GPWIO1 polarity.
0: Active high
1: Active low
GPWIO0_POL. Select GPWIO0 polarity.
0: Active high
1: Active low
Reserved.
GPWIO_SMIEN2. Allow GPWIO2 to generate an SMI.
0: Disable. (Default)
1: Enable.
A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.
Bit 2 of this register must be set to 0 (input) for GPWIO2 to be able to generate an SMI.
If asserted, this bit overrides the setting of F1BAR1+I/O Offset 12h[10] and its status is reported in F1BAR0+I/O Offset 00h/
02h[0].
Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)
GPWIO Control Register 1 (R/W)
GPWIO Control Register 2 (R/W)
32579B
Reset Value: 00h
Reset Value: 00h
253

Related parts for SC1200UFH-266