SC1200UFH-266 AMD (ADVANCED MICRO DEVICES), SC1200UFH-266 Datasheet - Page 58

no-image

SC1200UFH-266

Manufacturer Part Number
SC1200UFH-266
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of SC1200UFH-266

Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC1200UFH-266
Quantity:
12 388
Part Number:
SC1200UFH-266
Manufacturer:
AMD
Quantity:
748
Part Number:
SC1200UFH-266
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC1200UFH-266BF
Manufacturer:
TDK
Quantity:
120
Part Number:
SC1200UFH-266F
Manufacturer:
CONEXANT
Quantity:
230
Part Number:
SC1200UFH-266F 33
Manufacturer:
RENESAS
Quantity:
2 342
3.4.7
58
Signal Name
PERR#
SERR#
REQ1#
REQ0#
GNT1#
GNT0#
PCI Bus Interface Signals (Continued)
BalL No.
32579B
H2
H1
C6
C5
A5
B5
Type
I/O
I/O
O
I
Description
Parity Error. PERR# is used for reporting data parity
errors during all PCI transactions except a Special Cycle.
The PERR# line is driven two PCI clocks after the data in
which the error was detected. This is one PCI clock after
the PAR that is attached to the data. The minimum dura-
tion of PERR# is one PCI clock for each data phase in
which a data parity error is detected. PERR# must be
driven high for one PCI clock before being placed in TRI-
STATE. A target asserts PERR# on write cycles if it has
claimed the cycle with DEVSEL#. The master asserts
PERR# on read cycles.
This signal is internally connected to a pull-up resistor.
System Error. SERR# can be asserted by any agent for
reporting errors other than PCI parity. When the PFS bit
is enabled in the GX1 module’s PCI Control Function 2
register (Index 41h[5]), SERR# is asserted upon asser-
tion of PERR#.
This signal is internally connected to a pull-up resistor.
Request Lines. REQ[1:0]# indicate to the arbiter that an
agent requires the bus. Each master has its own REQ#
line. REQ# priorities (in order) are:
1)
2)
3)
4)
5)
6)
7)
Each REQ# is internally connected to a pull-up resistor.
Grant Lines. GNT[1:0]# indicate to the requesting mas-
ter that it has been granted access to the bus. Each mas-
ter has its own GNT# line. GNT# can be retracted at any
time a higher REQ# is received or if the master does not
begin a cycle within a minimum period of time (16 PCI
clocks).
Each of these signals is internally connected to a pull-up
resistor.
GNT0# must have a pull-down resistor of 1.5 KΩ, GNT1#
must have a pull-down resistor of 1.5 KΩ.
VIP
IDE Channel 0
IDE Channel 1
Audio
USB
External REQ0#
External REQ1#.
AMD Geode™ SC1200/SC1201 Processor Data Book
DID1 (Strap)
DID0 (Strap)
Signal Definitions
Mux
---
---
---
---

Related parts for SC1200UFH-266