SC1200UFH-266 AMD (ADVANCED MICRO DEVICES), SC1200UFH-266 Datasheet - Page 362

• Manufacturer Part Number: SC1200UFH-266
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of SC1200UFH-266

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / Rohs Status: Not Compliant

362
Offset 28h-2Bh
This register specifies the logical width of the video data buffer. This value is added to the start of the line address to get the address of
the next line where video data are stored to memory. This value must be an integral number of DWORDs.
Offset 2Ch-3Fh
Offset 40h-43h
This register specifies the base address in graphics memory where VBI data for odd fields are stored. Changes to this register take
effect at the beginning of the next field. The value in this register is 16-byte aligned.
Note:
Offset 44h-47h
This register specifies the base address in graphics memory where VBI data for even fields is stored. Changes to this register take effect
at the beginning of the next field. The value in this register is 16-byte aligned.
Note:
Offset 48h-4Bh
This register specifies the logical width of the VBI data buffer. This value is added to the start of the line address to get the address of the
next line where VBI data are stored to memory. This value must be an integral number of DWORDs.
Offset 4Ch-1FFh
31:16
31:16
15:0
31:0
31:0
15:0
Bit
This register is double-buffered. When a new value is written this register, the new value is placed in a special "pending" regis-
ter, and the "Base Register Not Updated" bit (F4BAR2+MemoryOffset 08h[21]) is set to 1. The VBI Data Odd Base Register
(this register) is not updated at this point. When the first data of the next field is stored to memory, the pending values of all
base registers (including this one) are written to the appropriate base registers, and the "Base Register Not Updated" bit is
cleared.
This register is double-buffered. When a new value is written to this register, the new value is placed in a special "pending" reg-
ister, and the "Base Register Not Updated" bit (F4BAR2+MemoryOffset 08h[21]) is set to 1. The VBI Data Even Base Register
(this register) is not updated at this point. When the first data of the next field is stored to memory, the pending values of all
base registers (including this one) are written to the appropriate base registers, and the "Base Register Not Updated" bit is
cleared.
Description
Reserved.
Video Data Pitch. Specifies the logical width of the video data buffer. Bits [1:0] are always 0.
VBI Odd Base Address. Base address where VBI data for odd fields is stored in graphics memory. Bits [3:0] are always 0
and define the required address space.
VBI Even Base Address. Base address where VBI data for even fields is stored in graphics memory. Bits [3:0] are always 0
and define the required address space.
Reserved.
VBI Data Pitch. Specifies the logical width of the video data buffer. Bits [1:0] are always 0.
Table 7-10. F4BAR2+Memory Offset: VIP Configuration Registers (Continued)
32579B
VBI Data Even Base Register (R/W)
VBI Data Odd Base Register (R/W)
Video Data Pitch Register (R/W)
VBI Data Pitch Register (R/W)
Reserved
Reserved
Video Processor Module - Video Processor Registers - Function 4
AMD Geode™ SC1200/SC1201 Processor Data Book
Reset Value: 00000000h
Reset Value: 00000000h
Reset Value: 00000000h
Reset Value: 00000000h
Reset Value: 00000000h
Reset Value: 00h