ST52F513G3M6 STMicroelectronics, ST52F513G3M6 Datasheet - Page 124

ST52F513G3M6

Manufacturer Part Number
ST52F513G3M6
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST52F513G3M6

Cpu Family
ST52
Device Core Size
8b
Frequency (max)
20MHz
Interface Type
I2C/SCI/SPI
Program Memory Type
Flash
Program Memory Size
8KB
Total Internal Ram Size
256Byte
# I/os (max)
22
Number Of Timers - General Purpose
2
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Package Type
SO
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST52F513G3M6
Manufacturer:
ST
0
Part Number:
ST52F513G3M6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST52F513G3M6TR
Manufacturer:
ST
Quantity:
20 000
ST52510xx ST52513xx
16.14 SPI Characteristics
Subject to general operating conditions for V
f
Figure 16.14 SPI Slave Timing Diagram with CPHA = 0
Notes:
1. Data based on design simulation and/or characterization results, not tested in production.
2. When the SPI is disabled it has its alternate function capability released. In this case, the pin status de-
3. Measurement points are done at levels: 0.3xV
124/136
osc
Symbol
t
t
w(SCKH)
pends on the I/O port configuration.
w(SCKL)
t
t
t
t
t
dis(SO)
t
t
t
t
t
t
t
, and T
r(SCK)
f(SCK)
su(SS)
t
su(MI)
t
v(MO)
h(MO)
f
su(SI)
a(SO)
h(SO)
h(SS)
v(SO)
h(MI)
h(SI)
SCK
A,
SPI clock frequency
SPI clock rise and fall time
SS setup time
SS hold time
SCK high and low time
Data input setup time
Data input hold time
Data output access time
Data output disable time
Data output valid time
Data output hold time
Data output valid time
Data output hold time
unless otherwise specified.
Parameter
Master
Slave
Slave
Slave
Master
Slave
Master
Slave
Master
Slave
Slave
Slave (after enable edge)
Master (before capture edge)
Slave
DD
DD
,
and 0.7xV
Refer to I/O port characteristics for more details on
the input/output alternate function characteristics
(SS, SCK, MOSI, MISO ).
Condition
3)
DD
.
f
CPU
see I/O port pin description
0.25
0.25
Min
120
120
100
100
100
100
100
90
0
0
0
/64
f
f
CPU
CPU
Max
120
240
120
/4
/4
cycle
MHz
Unit
CLK
ns

Related parts for ST52F513G3M6