ST52F513G3M6 STMicroelectronics, ST52F513G3M6 Datasheet - Page 134

• Manufacturer Part Number: ST52F513G3M6
• Manufacturer: STMicroelectronics

Specifications of ST52F513G3M6

• Cpu Family: ST52
• Device Core Size: 8b
• Frequency (max): 20MHz
• Interface Type: I2C/SCI/SPI
• Program Memory Type: Flash
• Program Memory Size: 8KB
• Total Internal Ram Size: 256Byte
• # I/os (max): 22
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• On-chip Adc: 8-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 28
• Package Type: SO
• Lead Free Status / Rohs Status: Compliant

ST52510xx ST52513xx
19 IMPORTANT NOTES
19.1 SILICON IDENTIFICATION
This document describes the limitations that apply
to ST52F510/F513 devices, silicon revision U.
This is identifiable on:
Device package, by the last letter of Trace Code
marked on device package.
On the box, by the last 3 digits of the Internal
Sales Type printed on the box label.
19.2 SILICON LIMITATIONS
19.2.1 EEPROM writing error flag.
Description
When an instruction for writing data ("lder") is
located in a write protected page, (clearly to write
data in an unprotected page of Program/Data
Memory) the writing error flag Bit 1: PRTCD Page
Protected of IAP Status Register (IAP_SR) [Input
Register 40 (028h)] is always set even if the writing
is successful.
Workaround
Once the PRTCD bit is set it is anyway possible to
verify the correct writing of a data byte reading the
target location with the instruction "ldre" and
comparing it with the data byte intended to store.
19.2.2 CPU Prescaler after RESET.
Description
The Reset caused by the Watchdog does not reset
the
CPL_CLK [Configuration Register 46 (02Eh)] so
the CPU continues to run with the frequency used
before the reset.
Workaround
Software workaround can be used: if the user
thinks that a Watchdog Reset is possible, he
should take care of writing the CPU Prescaler
Configuration Register as first instruction after a
WDG reset.
134/136
Part Number
ST52F51yxxxx
Legend: y= 0,3; z= 3,4,5
CPU
Prescaler
Trace Code
marked on
device
“xxxxxxxxxU”
Configuration
Internal Sales Type on
box label
52F51yxxxx$Uz
52F51yxxxx$A3
Register
19.2.3 SCI synchronization in case of consecu-
tive bytes reception.
Description.
The SCI looses synchronization in data reception
when two bytes are received consecutively,
without an idle time of at least 3/16 of bit time (3
SCI CLOCK_RX cycles).
Workaround.
To avoid lost of synchronization when two
consecutive bytes are received by the SCI, an idle
time corresponding to 3 CLOCK_RX cycles must
be guaranteed between the stop bit of each byte
and the start bit of the successive byte by the
Transmitter device.
As an implementation suggestion, this can be
achieved by configuring the external Transmitter
device with 2 Stop bits and the ST5 SCI configured
as a receiver with 1 Stop bit.
19.2.4 I2C GENERAL CALL flag.
Description.
The General Call Flag, Bit0 on I2C Status
Register 2 (I2C_SR2) [Input Register 8 (08h)] is
not reset if a second Start condition occurs without
a Stop condition or if the peripheral is not disabled
setting to zero Bit5, PE Peripheral enable, on I2C
Control
Register 16 (010h)].
Workaround
None. The user has to guarantee that every
communication (start condition) ends with a stop
condition.
19.2.5 HALT not skipped.
Description.
When the Hardware WDT is enabled, if HALT
instruction is preceded by wdtslp instruction or if
none of wdtslp and wdtrfr instruction occurred, Halt
is not skipped.
Workaround.
The user should avoid using HALT instruction
when hardware WatchDog is used.
Register
(I2C_CR)
[Configuration