ST52F513G3M6 STMicroelectronics, ST52F513G3M6 Datasheet - Page 27

• Manufacturer Part Number: ST52F513G3M6
• Manufacturer: STMicroelectronics

Specifications of ST52F513G3M6

• Cpu Family: ST52
• Device Core Size: 8b
• Frequency (max): 20MHz
• Interface Type: I2C/SCI/SPI
• Program Memory Type: Flash
• Program Memory Size: 8KB
• Total Internal Ram Size: 256Byte
• # I/os (max): 22
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• On-chip Adc: 8-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 28
• Package Type: SO
• Lead Free Status / Rohs Status: Compliant

3.7 Configuration Registers & Option Bytes
The ST52F510/F513 Configuration Registers
bench consists of a file of 8-bit registers that allows
the configuration of all the ICU blocks.
The registers are located inside the block they
configure in order to obtain greater flexibility and
modularity in the design of new family devices. In
the Configuration Registers, each bit has a
particular use, so the logic level of each of them
must be considered.
Some special configuration data, that needs to be
load at the start-up and not further changed, are
stored in Option Bytes. These are loaded only
during the device programming phase. See
3.3
Option Bytes.
The Configuration Registers are readable and
writable; the addresses refer to the same register
both in read and in write. In order to access the
Configuration Register the user can work in
several
instructions:
■
■
LDCI: loads the immediate value in the
Configuration Register specified and is the most
commonly used to write configuration data.
LDCR:
specified with the contents of the specified
Register File location, allowing a parametric
configuration.
and
Section 4
modes
loads
for a detailed description of the
by
the
utilizing
Configuration
the
following
Register
Table
■
■
In order to simplify the concept, a mnemonic name
is assigned to each register. The same name is
used in Visual FIVE development tools. The list of
the Configuration Registers is shown in
3.8 Fuzzy registers
The Decision Processor for Fuzzy computation is
accessed by means of 8 dedicated registers.
These registers are used to load values in input to
the Decision Processor.
The values are loaded in the Fuzzy Register by
mean of the LDFR instruction. This instruction set
the specified Fuzzy Register (addresses from 0 to
7) with the value stored in the specified address of
the Register File.
See
further informations.
LDCE:
specified with the contents of the specified
Program/Data Memory location, allowing the
configuration data to be taken from a table.
LDCNF: loads the
specified with the contents of the Configuration
Register indicated, allowing for the inspection of
the configuration of the device (permitting safe
run-time modifications).
Chapter 8 FUZZY COMPUTATION (DP)
loads
the
ST52510xx ST52513xx
Configuration
Register File location
Table
Register
27/136
3.4.
for