LFEBS12UB Freescale Semiconductor, LFEBS12UB Datasheet - Page 1229

KIT STUDENT LEARNING S12 DG128

LFEBS12UB

Manufacturer Part Number
LFEBS12UB
Description
KIT STUDENT LEARNING S12 DG128
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of LFEBS12UB

Architecture
8/16-bit
Code Gen Tools Included
Code Warrior
Silicon Manufacturer
Freescale
Core Architecture
S12
Core Sub-architecture
S12
Silicon Core Number
MC9S12
Silicon Family Name
S12D
Kit Contents
HCS12 DG128 Learning Kit
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
A.3.1.15
The maximum time for partitioning the D-flash (ERPART=16, DFPART=0) is given by :
A.3.1.16
Erase Verify D-Flash for a given number of words N
A.3.1.17
D-Flash programming time is dependent on the number of words being programmed and their location
with respect to a row boundary, because programming across a row boundary requires extra steps. The
D-Flash programming time is specified for different cases (1,2,3,4 words and 4 words across a row
boundary) at a 50MHz bus frequency. The typical programming time can be calculated using the following
equation, whereby N
boundary is crossed.
The maximum programming time can be calculated using the following equation
A.3.1.18
Typical D-Flash sector erase times are those expected on a new device, where no margin verify fails occur.
They can be calculated using the following equation.
Maximum D-Fash sector erase times can be calculated using the following equation.
The D-Flash sector erase time on a new device is ~5ms and can extend to 20ms as the flash is cycled.
Freescale Semiconductor
t
t part 21800
t check
t
t eradf 5025
t eradf 20100
t
=
dpgm
dpgm
350
=
=
---------------------------- -
f NVMBUS
(
(
(
Full Partition D-Flash (FCMD=0x0F)
Erase Verify D-Flash Section (FCMD=0x10)
D-Flash Programming (FCMD=0x11)
Erase D-Flash Sector (FCMD=0x12)
840
15
15
1
+
+
+
------------------------ -
f
------------------------ -
f NVMOP
(
NVMOP
(
N W
54 N
------------------------ -
f NVMOP
w
56 N
denotes the number of words; BC=0 if no boundary is crossed and BC=1 if a
1
1
)
1
w
w
---------------------------- -
f NVMBUS
)
)
+
+
+
+
MC9S12XE-Family Reference Manual Rev. 1.23
+
(
400000
(
700
1
16 BC
16 BC
3300
---------------------------- -
f NVMBUS
)
---------------------------- -
f NVMBUS
)
)
---------------------------- -
f NVMBUS
)
1
------------------ -
f
------------------ -
f
NVMOP
NVMOP
1
1
1
1
W
is given by .
+
+
+
t mass
(
(
460
460
+
+
(
(
640 N
840 N
W
Appendix A Electrical Characteristics
W
)
)
+
+
(
(
500 BC
500 BC
)
)
)
)
--------------------- -
f
--------------------- -
f
NVMBUS
NVMBUS
1
1
1229

Related parts for LFEBS12UB