XC3S400-4FT256C Xilinx Inc, XC3S400-4FT256C Datasheet - Page 96

no-image

XC3S400-4FT256C

Manufacturer Part Number
XC3S400-4FT256C
Description
SEMI CONDUCTOR
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC3S400-4FT256C

Case
BGA
Dc
04+

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S400-4FT256C
Manufacturer:
ISSI
Quantity:
101
Part Number:
XC3S400-4FT256C
Manufacturer:
XILINX
0
Part Number:
XC3S400-4FT256C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S400-4FT256C0985
Manufacturer:
XILINX
Quantity:
6 633
Part Number:
XC3S400-4FT256CES
Manufacturer:
XILINX
0
Spartan-3 FPGA Family: DC and Switching Characteristics
Table 67: Timing for the JTAG Test Access Port
96
Notes:
1.
Clock-to-Output Times
T
Setup Times
T
T
Hold Times
T
T
Clock Timing
T
T
F
TCKTDO
TDITCK
TMSTCK
TCKTDI
TCKTMS
TCKH
TCKL
TCK
The numbers in this table are based on the operating conditions set forth in
Symbol
TCK
TMS
TDI
TDO
(Input)
(Input)
(Input)
(Output)
The time from the falling transition on the TCK pin to data
appearing at the TDO pin
The time from the setup of data at the TDI pin to the rising
transition at the TCK pin
The time from the setup of a logic level at the TMS pin to the
rising transition at the TCK pin
The time from the rising transition at the TCK pin to the point
when data is last held at the TDI pin
The time from the rising transition at the TCK pin to the point
when a logic level is last held at the TMS pin
TCK pin High pulse width
TCK pin Low pulse width
Frequency of the TCK signal
T
TDITCK
T
TMSTCK
Figure 37: JTAG Waveforms
Description
www.xilinx.com
T
TCKTDI
T
TCKTMS
JTAG Configuration
Boundary-Scan
Table
T
TCKTDO
31.
T
CCH
All Speed Grades
Min
1/F
1.0
7.0
7.0
0
0
5
5
0
0
TCK
DS099-3 (v2.2) May 25, 2007
T
CCL
Product Specification
Max
11.0
DS099_06_040703
33
25
-
-
-
-
Units
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC3S400-4FT256C