FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 10/91

Download datasheet (3Mb)Embed
PrevNext
Table 13: Processor Block MIB Switching Characteristics
Clock Name
Description
Clock-to-out and setup relative to clock
T
CK_CONTROL
T
CK_ADDRESS
T
CK_DATA
T
CONTROL_CK
T
DATA_CK
Table 14: Processor Block PLBM Switching Characteristics
Clock Name
Description
Clock-to-out and setup relative to clock
T
CK_CONTROL
T
CK_ADDRESS
T
CK_DATA
T
CONTROL_CK
T
DATA_CK
Table 15: Processor Block PLBS0 Switching Characteristics
Clock Name
Description
Clock-to-out and setup relative to clock
T
CK_CONTROL
T
CK_DATA
T
CONTROL_CK
T
ADDRESS_CK
T
DATA_CK
Table 16: Processor Block PLBS1 Switching Characteristics
Clock Name
Description
Clock-to-out and setup relative to clock
T
CK_CONTROL
T
CK_DATA
T
CONTROL_CK
T
ADDRESS_CK
T
DATA_CK
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Reference Clock
-3
CPMMCCLK
1.146
CPMMCCLK
1.017
CPMMCCLK
1.076
CPMMCCLK
0.736
CPMMCCLK
0.834
Reference Clock
-3
CPMPPCMPLBCLK
0.971
CPMPPCMPLBCLK
1.215
CPMPPCMPLBCLK
1.115
CPMPPCMPLBCLK
1.7
CPMPPCMPLBCLK
0.774
Reference Clock
-3
CPMPPCS0PLBCLK
1.063
CPMPPCS0PLBCLK
1.052
CPMPPCS0PLBCLK
1.307
CPMPPCS0PLBCLK
1.253
CPMPPCS0PLBCLK
0.825
Reference Clock
-3
CPMPPCS1PLBCLK
1.083
CPMPPCS1PLBCLK
1.146
CPMPPCS1PLBCLK
1.335
CPMPPCS1PLBCLK
1.328
CPMPPCS1PLBCLK
0.821
www.xilinx.com
Speed Grade
Units
-2
-1
1.247
1.463
ps
1.136
1.38
ps
1.172
1.38
ps
0.844
0.941
ps
0.95
1.058
ps
Speed Grade
Units
-2
-1
1.095
1.354
ps
1.372
1.673
ps
1.257
1.535
ps
1.79
1.86
ps
0.914
1.059
ps
Speed Grade
Units
-2
-1
1.196
1.462
ps
1.189
1.461
ps
1.545
1.836
ps
1.492
1.787
ps
0.971
1.124
ps
Speed Grade
Units
-2
-1
1.234
1.525
ps
1.298
1.615
ps
1.596
1.921
ps
1.568
1.864
ps
0.969
1.127
ps
10