FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 23/91

Download datasheet (3Mb)Embed
PrevNext
Table 45: GTX_DUAL Tile User Clock Switching Characteristics
Symbol
Description
F
TXOUTCLK maximum frequency
TXOUT
F
RXRECCLK maximum frequency
RXREC
T
RXUSRCLK maximum frequency
RX
T
RXUSRCLK2 maximum frequency
RX2
T
TXUSRCLK maximum frequency
TX
T
TXUSRCLK2 maximum frequency
TX2
Notes:
1.
Clocking must be implemented as described in UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide.
Table 46: GTX_DUAL Tile Transmitter Switching Characteristics
Symbol
F
Serial data rate range
GTXTX
T
TX Rise time
RTX
T
TX Fall time
FTX
T
TX lane-to-lane skew
LLSKEW
V
Electrical idle amplitude
TXOOBVDPP
T
Electrical idle transition time
TXOOBTRANSITION
(2)
T
Total Jitter
J6.5
D
Deterministic Jitter
J6.5
(2)
T
Total Jitter
J5.0
D
Deterministic Jitter
J5.0
(2)
T
Total Jitter
J4.25
D
Deterministic Jitter
J4.25
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
(1)
Conditions
Device
Internal 20-bit datapath
Internal 16-bit datapath
1 byte interface
2 byte interface
4 byte interface
1 byte interface
2 byte interface
4 byte interface
1 byte interface
2 byte interface
4 byte interface
1 byte interface
2 byte interface
4 byte interface
Description
Condition
20%–80%
80%–20%
(1)
6.5 Gb/s
(2)
5.0 Gb/s
(2)
4.25 Gb/s
(2)
www.xilinx.com
Speed Grade
-3
-2
FXT
325
325
212.5
TXT
-
325
212.5
FXT
406.25
406.25
265.625
TXT
-
406.25
265.625
FXT
406.25
406.25
265.625
TXT
-
406.25
265.625
FXT
406.25
406.25
265.625
TXT
-
406.25
265.625
FXT
375
312.5
235.625
406.25
390.625
265.625
203.125
203.125
132.813
TXT
-
312.5
235.625
-
265.625
265.625
-
203.125
132.813
FXT
406.25
406.25
265.625
TXT
-
406.25
265.625
FXT
375
312.5
235.625
406.25
390.625
265.625
203.125
203.125
132.813
TXT
-
312.5
235.625
-
265.625
265.625
-
203.125
132.813
Min
Typ
Max
0.15
F
GTXMAX
120
120
350
15
75
0.33
0.17
0.33
0.15
0.33
0.14
Units
-1
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Units
Gb/s
ps
ps
ps
mV
ns
UI
UI
UI
UI
UI
UI
23