FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
Page 87/91

Download datasheet (3Mb)Embed
PrevNext
Date
Version
02/02/07
3.0
• Added XC5VSX35T, XC5VSX50T, and SX5VSX95T devices to appropriate tables.
• Revised the I
• Revised the I
• Added values to
• Minor added notes and changed descriptions in
• Revised the SFI-4.1 (SDR LVDS Interface) -1 values in
• Revised gain error, bipolar gain error, and event conversion time in
• Changed the design software version that matches this data sheet above
• In
Switching
• LVCMOS25, Fast, 12 mA in
• Setup and Hold and T
• T
OCKQ
• Sequential delay values in
• T
CXB
• T
RCKO_DO
T
RCCK_WREN
• T
DSPDCK_CC
F
MAX_MULT_NOMREG_PATDET
• T
BCCKO_O
• T
BUFIOCKO_O
• T
BRCKO_O
• Parameters in
• In
Virtex-5 Device Pin-to-Pin Output Parameter
• Revised values in
• In
Virtex-5 Device Pin-to-Pin Input Parameter
• Clarified description in
• Revised values in
• Removed duplicate T
• Revised values in
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Revision
values in
Table 3, page
2.
RPU
values in
Table 4, page
3.
CCAUXQ
Table 5, page
6.
Characteristics, the following values are revised:
Table 56, page
32.
in
Table 60, page
ICKQ
in
Table 61, page
41.
Table 63, page
43.
, T
, and T
in
Table 65, page
44.
CEO
DICK
, T
, T
, T
RCKO_POINTERS
RCKO_ECCR
, and T
in
Table 68, page
RCO_FLAGS
, T
, T
DSPCCK_{RSTAA, RSTBB}
DSPCKO_{PP, CRYOUTP}
in
Table 69, page
, and T
in
Table 71, page
BGCKO_O
and F
in
Table 72, page
53.
MAX
and T
in
Table 73, page
BRCKO_O_BYP
Table 74, page 55
including notes.
Table
84,
Table
85, and
Table
Guidelines:
Table 91, page
69.
Table
91,
Table
92, and
Table
and T
BUFR_MAX_FREQ
BUFIO_MAX_FREQ
Table 101, page
85.
www.xilinx.com
Table 25, page 13
and
Table 26, page
Table 53, page
29.
Table 51, page 26
Table 54
on
page
40.
, T
, T
, T
RCKO_ECC
RCCK_ADDR
RDCK_DI
RDCK_DI_ECC
47.
, F
MAX_MULT_NOMREG
48.
53.
54.
Guidelines:
86.
93.
from
Table
98.
13.
30.
,
and
87