XC68HC705F32 Motorola, XC68HC705F32 Datasheet - Page 145

no-image

XC68HC705F32

Manufacturer Part Number
XC68HC705F32
Description
MICROCONTROLLER
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC68HC705F32FU
Quantity:
110
15.2.6
Tables for all the instruction types listed above follow. In addition there is a complete alphabetical
listing of all the instructions (see
M68HC05 MCU family (see
15.3
Ten different addressing modes provide programmers with the flexibility to optimize their code for
all situations. The various indexed addressing modes make it possible to locate data tables, code
conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are
single byte instructions; the longest instructions (three bytes) enable access to tables throughout
memory. Short absolute (direct) and long absolute (extended) addressing are also included. One
or two byte direct addressing instructions access all data bytes in most applications. Extended
addressing permits jump instructions to reach all memory locations.
The term ‘effective address’ (EA) is used in describing the various addressing modes. The
effective address is defined as the address from which the argument for an instruction is fetched
or stored. The ten addressing modes of the processor are described below. Parentheses are used
to indicate ‘contents of’ the location or register referred to. For example, (PC) indicates the
contents of the location pointed to by the PC (program counter). An arrow indicates ‘is replaced
by’ and a colon indicates concatenation of two bytes. For additional details and graphical
illustrations,
Microprocessor User's Manual or to the M68HC05 Applications Guide.
MC68HC05F32
Tables
Addressing modes
refer
to
Description
Operation
Condition
Source
codes
Form
the
Table
CPU CORE AND INSTRUCTION SET
M6805
Multiplies the eight bits in the index register by the eight
bits in the accumulator and places the 16-bit result in the
concatenated accumulator and index register.
Table
Table 15-1 MUL instruction
15-8).
Addressing mode
Inherent
15-7), and an opcode map for the instruction set of the
HMOS/M146805
H : Cleared
N : Not affected
Z : Not affected
C : Cleared
I : Not affected
X:A
Cycles
MUL
11
X*A
Bytes
CMOS
1
Opcode
$42
Family
Microcomputer/
MOTOROLA
TPG
15-5
15

Related parts for XC68HC705F32