XC68HC705F32 Motorola, XC68HC705F32 Datasheet - Page 81

no-image

XC68HC705F32

Manufacturer Part Number
XC68HC705F32
Description
MICROCONTROLLER
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC68HC705F32FU
Quantity:
110
TGER, TGEC — Tone generation enable for row and column paths
When both bits are held low, the DMG is disabled by forcing the two frequency counters and the
two PLA scanning counters to their reset states. The DMG should then consume zero dynamic
power, if the TNOE bit is also cleared.
When a TGE bit for a path is held high (provided that the value in the frequency control register
for that path is legal), the generator is enabled. All the counters associated with that path are then
run from their reset states.
The reset state of a frequency counter defines the time=0 state of the time step, whereas at their
reset state, the PLA scanning counters, scanning the memory location, contain the dc values of
the staircase sine wave.
In DTMF dialling, the row and column tone values are first entered to the FCR and FCC registers.
The TGER and TGEC bits are then set or reset simultaneously to achieve dual tone multiple
frequency. Similarly, in melody generation, one path is chosen as the high part, and the other as
the low part. The TGER and TGEC bits are then set and reset according to the rhythm required by
the musical piece. One can exhibit only single tone melody by disabling either TGER or TGEC
permanently. The DTMF column and row frequency tones can also be output separately for testing
by enabling just the one path.
7.4
The DMG is recommended to be operated using the following procedures:
To operate melody generation, the choice of sine wave or square wave output mode is totally up
to the user’s taste. The sine wave melody has a sound like a flute, whereas the square wave
melody possesses much richer harmonics. The required tones are selected through the FCR and
FCC registers. The selected tone is output when the corresponding TGER or TGEC bit and TNOE
bit are set. The FCR register should contain the value representing the tone output frequency and
the FCC register should contain a value of $03 or greater to ensure the output is not blocked by
the data validator.
MC68HC05F32
Operation of the DMG
Table 7-4 Effect of tone generation on DMG
DTMF/MELODY GENERATOR
TGER
0
0
1
1
TGEC Row Path
0
1
0
1
active
active
off
off
Column
active
active
Path
off
off
MOTOROLA
TPG
7-7
7

Related parts for XC68HC705F32