UPD70F3201YGC-YEU-A Renesas Electronics America, UPD70F3201YGC-YEU-A Datasheet - Page 218

no-image

UPD70F3201YGC-YEU-A

Manufacturer Part Number
UPD70F3201YGC-YEU-A
Description
MCU 32BIT I2C 100TQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Sx2r
Datasheet

Specifications of UPD70F3201YGC-YEU-A

Core Processor
RISC
Core Size
32-Bit
Speed
20MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
68
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 2.7 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3201YGC-YEU-A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
216
(b) Setting these registers as compare registers (CMSn0 and CMSn1 of TMCn1 = 1)
When these registers are set as compare registers, the TMn and register values are compared for each
count clock, and an interrupt is generated by a match. If the CCLRn bit of timer mode control register n1
(TMCn1) is set (1), the TMn value is cleared (0) at the same time as a match with the CCn0 register (it is
not cleared (0) by a match with the CCn1 register) (n = 0, 1).
Compare registers are equipped with a set/reset function. The corresponding timer output (TOn) is set or
reset, in synchronization with the generation of a match signal (n = 0, 1).
The interrupt selection source differs according to the function of the selected register.
Cautions 1. When writing to capture/compare registers n0 and n1, always set the TMCAEn bit to 1
2. Write to capture/compare registers n0 and n1 after setting them as compare registers
3. When these registers are set as compare registers, INTPn0 and INTPn1 cannot be
first. If the TMCAEn bit is 0, the data that is written will be invalid.
via TMCn0 and TMCn1 register settings. If they are set as capture registers (CMSn0
and CMSn1 bits of TMCn1 register = 0), no data is written even if a write operation is
performed to CCn0 and CCn1.
used (n = 0, 1).
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 0 AND 1
User’s Manual U15905EJ2V1UD

Related parts for UPD70F3201YGC-YEU-A