mcf5307cft90b Freescale Semiconductor, Inc, mcf5307cft90b Datasheet - Page 13

• Manufacturer Part Number: mcf5307cft90b
• Description: Mcf5307 Coldfire Integrated Microprocessor User
• Manufacturer: Freescale Semiconductor, Inc

12.4.3
12.4.4
12.4.5
12.4.6
12.5
12.5.1
12.5.2
12.5.2.1
12.5.2.2
12.5.3
12.5.3.1
12.5.3.2
12.5.4
12.5.4.1
12.5.4.2
12.5.4.3
12.5.5
13.1
13.1.1
13.2
13.3
13.3.1
13.3.2
13.3.3
13.3.4
13.3.5
13.4
13.5
14.1
14.2
14.3
14.3.1
14.3.2
14.3.3
Paragraph
Number
DMA Controller Module Functional Description........................................... 12-11
Overview........................................................................................................... 13-1
General-Purpose Timer Units ........................................................................... 13-2
General-Purpose Timer Programming Model .................................................. 13-2
Code Example................................................................................................... 13-6
Calculating Time-Out Values ........................................................................... 13-7
Overview........................................................................................................... 14-1
Serial Module Overview ................................................................................... 14-2
Register Descriptions ........................................................................................ 14-2
Byte Count Registers (BCR0–BCR3)........................................................... 12-7
DMA Control Registers (DCR0–DCR3)...................................................... 12-8
DMA Status Registers (DSR0–DSR3) ....................................................... 12-10
DMA Interrupt Vector Registers (DIVR0–DIVR3) ................................... 12-11
Transfer Requests (Cycle-Steal and Continuous Modes) ........................... 12-12
Data Transfer Modes .................................................................................. 12-12
Channel Initialization and Startup .............................................................. 12-13
Data Transfer .............................................................................................. 12-14
Termination................................................................................................. 12-18
Key Features ................................................................................................. 13-2
Timer Mode Registers (TMR0/TMR1) ........................................................ 13-3
Timer Reference Registers (TRR0/TRR1) ................................................... 13-4
Timer Capture Registers (TCR0/TCR1)....................................................... 13-4
Timer Counters (TCN0/TCN1) .................................................................... 13-5
Timer Event Registers (TER0/TER1)........................................................... 13-5
UART Mode Registers 1 (UMR1n).............................................................. 14-4
UART Mode Register 2 (UMR2n) ............................................................... 14-6
UART Status Registers (USRn) ................................................................... 14-7
Dual-Address Transfers .......................................................................... 12-12
Single-Address Transfers........................................................................ 12-13
Channel Prioritization ............................................................................. 12-13
Programming the DMA Controller Module ........................................... 12-13
External Request and Acknowledge Operation ...................................... 12-14
Auto-Alignment...................................................................................... 12-17
Bandwidth Control.................................................................................. 12-18
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
CONTENTS
UART Modules
Timer Module
Chapter 13
Chapter 14
Contents
Title
Number
Page
xiii