mcf5307cft90b Freescale Semiconductor, Inc, mcf5307cft90b Datasheet - Page 66

no-image

mcf5307cft90b

Manufacturer Part Number
mcf5307cft90b
Description
Mcf5307 Coldfire Integrated Microprocessor User
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Programming Model
On-chip breakpoint resources include the following:
These registers can be accessed through the dedicated debug serial communication channel,
or from the processor’s supervisor programming model, using the WDEBUG instruction.
The enhancements of the Revision B debug specification are fully backward-compatible
with the A revision. For more information, see Chapter 5, “Debug Support.”
2.2 Programming Model
The MCF5307 programming model consists of three instruction and register groups—user,
MAC (also user-mode), and supervisor, shown in Figure 2-2. User mode programs are
restricted to user and MAC instructions and programming models. Supervisor-mode
system software can reference all user-mode and MAC instructions and registers and
additional supervisor instructions and control registers. The user or supervisor
programming model is selected based on SR[S]. The following sections describe the
registers in the user, MAC, and supervisor programming models.
2-26
• Configuration/status register (CSR)
• Background debug mode (BDM) address attributes register (BAAR)
• Bus attributes and mask register (AATR)
• Breakpoint registers. These can be used to define triggers combining address, data,
• Data breakpoint mask register (DBMR)
• Trigger definition register (TDR) can be programmed to generate a processor halt or
and PC conditions in single- or dual-level definitions. They include the following:
— PC breakpoint register (PBR)
— PC breakpoint mask register (PBMR)
— Data operand address breakpoint registers (ABHR/ABLR)
— Data breakpoint register (DBR)
initiate a debug interrupt exception.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
MCF5307 User’s Manual

Related parts for mcf5307cft90b