MC68HC708AS48 FREESCALE [Freescale Semiconductor, Inc], MC68HC708AS48 Datasheet - Page 181

no-image

MC68HC708AS48

Manufacturer Part Number
MC68HC708AS48
Description
Advance Information
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
14.5
MC68HC708AS48
MOTOROLA
IRQ/VPP
Pin
Rev. 4.0
A logic 0 on the IRQ/V
latch. A vector fetch, software clear, or reset clears the IRQ latch.
If the MODE bit is set, the IRQ/V
low-level sensitive. With MODE set, both of the following actions must
occur to clear the IRQ latch:
The vector fetch or software clear and the return of the IRQ/V
logic 1 can occur in any order. The interrupt request remains pending as
long as the IRQ/V
MODE control bit, thereby clearing the interrupt even if the pin stays low.
If the MODE bit is clear, the IRQ/V
With MODE clear, a vector fetch or software clear immediately clears the
IRQ latch.
Vector fetch or software clear — A vector fetch generates an
interrupt acknowledge signal to clear the latch. Software may
generate the interrupt acknowledge signal by writing a logic 1 to
the ACK bit in the interrupt status and control register (ISCR). The
ACK bit is useful in applications that poll the IRQ/V
require software to clear the IRQ latch. Writing to the ACK bit can
also prevent spurious interrupts due to noise. Setting ACK does
not affect subsequent transitions on the IRQ/V
edge on IRQ/V
another interrupt request. If the IRQ mask bit, IMASK, is clear, the
CPU loads the program counter with the vector address at
locations $FFFA and $FFFB.
Return of the IRQ/V
is at logic 0, the IRQ latch remains set.
External Interrupt
PP
pin is at logic 0. A reset will clear the latch and the
PP
PP
that occurs after writing to the ACK bit latches
pin can latch an interrupt request into the IRQ
PP
pin to logic 1 — As long as the IRQ/V
PP
PP
pin is both falling-edge sensitive and
pin is falling-edge sensitive only.
PP
Advance Information
pin. A falling
External Interrupt
PP
pin and
IRQ/VPP Pin
PP
pin to
PP
pin
181

Related parts for MC68HC708AS48