MC68HC708AS48 FREESCALE [Freescale Semiconductor, Inc], MC68HC708AS48 Datasheet - Page 301

no-image

MC68HC708AS48

Manufacturer Part Number
MC68HC708AS48
Description
Advance Information
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
ERRIE
MODF
OVRF
Two sources in the SPI status and control register can generate CPU
interrupt requests:
1. SPI receiver full bit (SPRF) — The SPRF bit becomes set every
2. SPI transmitter empty (SPTE) — The SPTE bit becomes set every
18.9 Queuing Transmission Data
The double-buffered transmit data register allows a data byte to be
queued and transmitted. For an SPI configured as a master, a queued
data byte is transmitted immediately after the previous transmission has
completed. The SPI transmitter empty flag (SPTE in SPSCR) indicates
when the transmit data buffer is ready to accept new data. Write to the
SPI data register only when the SPTE bit is high.
the timing associated with doing back-to-back transmissions with the
SPI (SPSCK has CPHA: CPOL = 1:0).
MC68HC708AS48
Rev. 4.0
MOTOROLA
SPTE
SPTIE
SPE
SPRIE
SPRF
Figure 18-10. SPI Interrupt Request Generation
time a byte transfers from the shift register to the receive data
register. If the SPI receiver interrupt enable bit, SPRIE, is also set,
SPRF can generate an SPI receiver/error CPU interrupt request.
time a byte transfers from the transmit data register to the shift
register. If the SPI transmit interrupt enable bit, SPTIE, is also set,
SPTE can generate an SPTE CPU interrupt request.
Serial Peripheral Interface (SPI)
Serial Peripheral Interface (SPI)
Queuing Transmission Data
SPI TRANSMITTER
CPU INTERRUPT REQUEST
SPI RECEIVER/ERROR
CPU INTERRUPT REQUEST
Figure 18-11
shows
Advance Information
301

Related parts for MC68HC708AS48