MPC8543VTANGA Freescale Semiconductor, MPC8543VTANGA Datasheet - Page 44

• Manufacturer Part Number: MPC8543VTANGA
• Description: Microprocessors - MPU PQ3 8543
• Manufacturer: Freescale Semiconductor

Specifications of MPC8543VTANGA

• Product Category: Microprocessors - MPU
• Rohs: yes
• Processor Series: PowerQUICC III
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 800 MHz
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Package / Case: BGA
• I/o Voltage: 1.8 V, 2.5 V, 3.3 V
• Minimum Operating Temperature: 0 C

Local Bus
10.2
This table describes the timing parameters of the local bus interface at BV
about the frequency range of local bus, see
44
Local bus cycle time
Local bus duty cycle
LCLK[n] skew to LCLK[m] or LSYNC_OUT
Input setup to local bus clock (except LGTA/LUPWAIT)
LGTA/LUPWAIT input setup to local bus clock
Input hold from local bus clock (except LGTA/LUPWAIT)
LGTA/LUPWAIT input hold from local bus clock
LALE output transition to LAD/LDP output transition (LATCH hold time)
Local bus clock to output valid (except LAD/LDP and LALE)
Local bus clock to data valid for LAD/LDP
Local bus clock to address valid for LAD
Local bus clock to LALE assertion
Output hold from local bus clock (except LAD/LDP and LALE)
Output hold from local bus clock for LAD/LDP
Local bus clock to output high Impedance (except LAD/LDP and LALE)
Local bus clock to output high impedance for LAD/LDP
Notes:
1. The symbols used for timing specifications follow the pattern of t
2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.
3. All signals are measured from BV
4. Input timings are measured at the pin.
5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
6. t
7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between
8. Guaranteed by design.
inputs and t
timing (LB) for the input (I) to go invalid (X) with respect to the time the t
for clock one (1). Also, t
to the output (O) going invalid (X) or output hold time.
bypass mode to 0.4  BV
through the component pin is less than or equal to the leakage current specification.
programmed with the LBCR[AHD] parameter.
complementary signals at BV
LBOTOT
is a measurement of the minimum time between the negation of LALE and any change in LAD. t
Local Bus AC Electrical Specifications
(first two letters of functional block)(reference)(state)(signal)(state)
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9
Table 40. Local Bus Timing Parameters (BV
LBKHOX
DD
Parameter
of the signal in question for 3.3-V signaling levels.
DD
symbolizes local bus timing (LB) for the t
/2.
DD
/2 of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL
Section 20.1, “Clock Ranges.”
(first two letters of functional block)(signal)(state)(reference)(state)
for outputs. For example, t
DD
t
LBK
Symbol
t
t
t
t
t
t
t
t
t
LBK
LBKH/
LBKSKEW
t
t
t
t
t
LBKHOV1
LBKHOV2
LBKHOV3
LBKHOV4
LBKHOX1
LBKHOX2
LBKHOZ1
LBKHOZ2
LBIVKH1
LBIVKH2
LBIXKH1
LBIXKH2
LBOTOT
t
= 3.3 V)—PLL Enabled
LBK
clock reference (K) goes high (H), in this case
clock reference (K) to go high (H), with respect
t
LBK
1
DD
Min
7.5
1.8
1.7
1.0
1.0
1.5
0.7
0.7
43
—
—
—
—
—
—
—
= 3.3 V. For information
LBIXKH1
Max
Freescale Semiconductor
150
2.0
2.2
2.3
2.3
2.5
2.5
12
57
—
—
—
—
—
—
—
symbolizes local bus
LBOTOT
Unit
ns
ps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
is
Notes
7, 8
3, 4
3, 4
3, 4
3, 4
for
—
—
2
6
3
3
3
3
3
5
5