MPC8543VTANGA Freescale Semiconductor, MPC8543VTANGA Datasheet - Page 80

no-image

MPC8543VTANGA

Manufacturer Part Number
MPC8543VTANGA
Description
Microprocessors - MPU PQ3 8543
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC8543VTANGA

Product Category
Microprocessors - MPU
Rohs
yes
Processor Series
PowerQUICC III
Data Bus Width
32 bit
Maximum Clock Frequency
800 MHz
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Package / Case
BGA
I/o Voltage
1.8 V, 2.5 V, 3.3 V
Minimum Operating Temperature
0 C
PCI Express
The eye diagram must be valid for any 250 consecutive UIs.
A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is
created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the
TX UI.
17.5.1
The AC timing and voltage parameters must be verified at the measurement point, as specified within
0.2 inches of the package pins, into a test/measurement load shown in
80
Compliance Test and Measurement Load
Figure 49. Minimum Receiver Eye Timing and Voltage Compliance Specification
The reference impedance for return loss measurements is 50. to ground for
both the D+ and D– line (that is, as measured by a vector network analyzer
with 50- probes—see
optional for the return loss measurement.
The allowance of the measurement point to be within 0.2 inches of the
package pins is meant to acknowledge that package/board routing may
benefit from D+ and D– not being exactly matched in length at the package
pin boundary.
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9
(D+ D– Crossing Point)
V
RX-DIFF
D+ Package
D+ Package
D– Package
= 0 mV
Figure 50. Compliance Test/Measurement Load
+ Package
Silicon
Pin
Pin
Pin
TX
Figure
V
RX-DIFFp-p-MIN
0.4 UI = T
50). Note that the series capacitors, CTX, are
C = C
C = C
NOTE
NOTE
R = 50 
RX-EYE-MIN
TX
TX
> 175 mV
(D+ D– Crossing Point)
R = 50 
V
Figure
RX-DIFF
50.
= 0 mV
Freescale Semiconductor

Related parts for MPC8543VTANGA