s3c72m9 Samsung Semiconductor, Inc., s3c72m9 Datasheet - Page 147

no-image

s3c72m9

Manufacturer Part Number
s3c72m9
Description
The S3c72m5/s3c72m7/s3c72m9 Single-chip Cmos Microcontroller Has Been Designed For High Performance Using Samsung S
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
S3C72M5/C72M7/C72M9/P72M9 (Preliminary Spec)
BXOR —
BXOR
Operation:
Description:
Examples:
1. The carry flag is logically XORed with the P1.0 value:
2. The P1 address is FF1H and register L contains the value 9H (1001B). The address
C,src.b
The specified bit of the source is logically XORed with the carry bit value. The resultant bit is written
to the carry flag. The source value is unaffected.
C,memb.@L
C,@H+DA.b
C,memb.@L
C,@H+DA.b
C,mema.b
Bit Exclusive OR
(memb.7–2) is 111100B and (L.3–2) = 10B. The resulting address is 11110010B or FF2H,
specifying P2. The bit value for the BXOR instruction, (L.1–0) is 01B which specifies bit 1.
Therefore, P1.@L = P2.1:
C,mema.b
*
Operand
Operand
RCF
BXOR
LD
BXOR
mema.b
*
Exclusive-OR carry with memory bit
C,P1.0
L,#9H
C,P1.@L
1
1
0
1
0
1
1
1
1
1
1
0
0
1
b1
b1
b1
1
1
0
1
Second Byte
Binary Code
Operation Summary
b0
b0
b0
1
1
0
1
; C
; If P1.0 = "1", then C
; P1.@L is specified as P2.1; C XOR P2.1
a5
a3
a3
a3
0
0
0
a4
a2
a2
a2
1
1
1
"0"
a3
a1
a1
a1
1
1
1
a2
a0
a0
a0
1
1
1
C
C
[L.1–0]
C
FB0H–FBFH
FF0H–FFFH
C XOR mema.b
C XOR [memb.7–2 + L.3-2].
C XOR [H + DA.3–0].b
"1"; if P1.0 = "0", then C
Operation Notation
Bit Addresses
SAM47 INSTRUCTION SET
Bytes
2
2
2
Cycles
2
2
2
5-43
"0"

Related parts for s3c72m9