C8051F34A-GMR Silicon Labs, C8051F34A-GMR Datasheet - Page 109

no-image

C8051F34A-GMR

Manufacturer Part Number
C8051F34A-GMR
Description
8-bit Microcontrollers - MCU 48 MIPS 64KB 10ADC
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F34A-GMR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
12.2. Non-Volatile Data Storage
The Flash memory can be used for non-volatile data storage as well as program code. This allows data
such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX
write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.
12.3. Security Options
The CIP-51 provides security options to protect the Flash memory from inadvertent modification by soft-
ware as well as to prevent the viewing of proprietary program code and constants. The Program Store
Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register
PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly
set to ‘1’ before software can modify the Flash memory; both PSWE and PSEE must be set to ‘1’ before
software can erase Flash memory. Additional security features prevent proprietary program code and data
constants from being read or altered across the C2 interface.
A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program
memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security
mechanism allows the user to lock n 512-byte Flash pages, starting at page 0 (addresses 0x0000 to
0x01FF), where n is the 1’s complement number represented by the Security Lock Byte. Note that the
page containing the Flash Security Lock Byte is also locked when any other Flash pages are locked. See
example below.
Flash Size
Endurance
Erase Cycle Time
Write Cycle Time
*Note: 1024 bytes at location 0xFC00 to 0xFFFF are reserved.
Security Lock Byte:
1’s Complement:
Flash pages locked:
Addresses locked:
Parameter
C8051F340/2/4/6/A/C/D*
C8051F341/3/5/7/8/9/B
25 MHz System Clock
25 MHz System Clock
Table 12.1. Flash Electrical Characteristics
11111101b
00000010b
3 (2 + Flash Lock Byte Page)
First two pages of Flash: 0x0000 to 0x03FF
Flash Lock Byte Page: (0xFA00 to 0xFBFF for 64k devices; 0x7E00 to
0x7FFF for 32k devices)
C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
Conditions
Rev. 1.3
65536*
32768
Min
20k
10
40
100k
Typ
15
55
Max
20
70
Erase/Write
Units
Bytes
Bytes
ms
µs
109

Related parts for C8051F34A-GMR