C8051F34A-GMR Silicon Labs, C8051F34A-GMR Datasheet - Page 86

no-image

C8051F34A-GMR

Manufacturer Part Number
C8051F34A-GMR
Description
8-bit Microcontrollers - MCU 48 MIPS 64KB 10ADC
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F34A-GMR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
9.2.7. Register Descriptions
Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits
should not be set to logic l. Future product versions may use these bits to implement new features in which
case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of
the remaining SFRs are included in the sections of the datasheet associated with their corresponding sys-
tem function.
86
Bits7–0: DPL: Data Pointer Low.
Bits7–0: DPH: Data Pointer High.
Bits7–0: SP: Stack Pointer.
R/W
R/W
R/W
Bit7
Bit7
Bit7
The DPL register is the low byte of the 16-bit DPTR. DPTR is used to access indirectly
addressed memory.
The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indirectly
addressed memory.
The Stack Pointer holds the location of the top of the stack. The stack pointer is incremented
before every PUSH operation. The SP register defaults to 0x07 after reset.
R/W
R/W
R/W
Bit6
Bit6
Bit6
SFR Definition 9.2. DPH: Data Pointer High Byte
SFR Definition 9.1. DPL: Data Pointer Low Byte
R/W
R/W
R/W
Bit5
Bit5
Bit5
SFR Definition 9.3. SP: Stack Pointer
R/W
R/W
R/W
Bit4
Bit4
Bit4
Rev. 1.3
R/W
R/W
R/W
Bit3
Bit3
Bit3
R/W
R/W
R/W
Bit2
Bit2
Bit2
R/W
R/W
R/W
Bit1
Bit1
Bit1
R/W
R/W
R/W
Bit0
Bit0
Bit0
SFR Address:
SFR Address:
SFR Address:
00000000
00000000
00000111
Reset Value
Reset Value
Reset Value
0x83
0x81
0x82

Related parts for C8051F34A-GMR