C8051F34A-GMR Silicon Labs, C8051F34A-GMR Datasheet - Page 123

• Manufacturer Part Number: C8051F34A-GMR
• Description: 8-bit Microcontrollers - MCU 48 MIPS 64KB 10ADC
• Manufacturer: Silicon Labs

Specifications of C8051F34A-GMR

• Rohs: yes
• Core: 8051
• Processor Series: C8051
• Data Bus Width: 8 bit

Bits7–6: EAS1–0: EMIF Address Setup Time Bits.
Bits5–2: EWR3–0: EMIF WR and RD Pulse-Width Control Bits.
Bits1–0: EAH1–0: EMIF Address Hold Time Bits.
EAS1
R/W
Bit7
00: Address setup time = 0 SYSCLK cycles.
01: Address setup time = 1 SYSCLK cycle.
10: Address setup time = 2 SYSCLK cycles.
11: Address setup time = 3 SYSCLK cycles.
0000: WR and RD pulse width = 1 SYSCLK cycle.
0001: WR and RD pulse width = 2 SYSCLK cycles.
0010: WR and RD pulse width = 3 SYSCLK cycles.
0011: WR and RD pulse width = 4 SYSCLK cycles.
0100: WR and RD pulse width = 5 SYSCLK cycles.
0101: WR and RD pulse width = 6 SYSCLK cycles.
0110: WR and RD pulse width = 7 SYSCLK cycles.
0111: WR and RD pulse width = 8 SYSCLK cycles.
1000: WR and RD pulse width = 9 SYSCLK cycles.
1001: WR and RD pulse width = 10 SYSCLK cycles.
1010: WR and RD pulse width = 11 SYSCLK cycles.
1011: WR and RD pulse width = 12 SYSCLK cycles.
1100: WR and RD pulse width = 13 SYSCLK cycles.
1101: WR and RD pulse width = 14 SYSCLK cycles.
1110: WR and RD pulse width = 15 SYSCLK cycles.
1111:WR and RD pulse width = 16 SYSCLK cycles.
00: Address hold time = 0 SYSCLK cycles.
01: Address hold time = 1 SYSCLK cycle.
10: Address hold time = 2 SYSCLK cycles.
11: Address hold time = 3 SYSCLK cycles.
SFR Definition 13.3. EMI0TC: External Memory Timing Control
EAS0
R/W
Bit6
EWR3
R/W
Bit5
C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
EWR2
R/W
Bit4
Rev. 1.3
EWR1
R/W
Bit3
EWR0
R/W
Bit2
EAH1
R/W
Bit1
SFR Address: 0x84
EAH0
R/W
Bit0
Reset Value
11111111
123