C8051F34A-GMR Silicon Labs, C8051F34A-GMR Datasheet - Page 168

no-image

C8051F34A-GMR

Manufacturer Part Number
C8051F34A-GMR
Description
8-bit Microcontrollers - MCU 48 MIPS 64KB 10ADC
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F34A-GMR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
16.5.2. FIFO Double Buffering
FIFO slots for Endpoints1-3 can be configured for double-buffered mode. In this mode, the maximum
packet size is halved and the FIFO may contain two packets at a time. This mode is available for
Endpoints1-3. When an endpoint is configured for Split Mode, double buffering may be enabled for the IN
Endpoint and/or the OUT endpoint. When Split Mode is not enabled, double-buffering may be enabled for
the entire endpoint FIFO. See Table 16.3 for a list of maximum packet sizes for each FIFO configuration.
16.5.1. FIFO Access
Each endpoint FIFO is accessed through a corresponding FIFOn register. A read of an endpoint FIFOn
register unloads one byte from the FIFO; a write of an endpoint FIFOn register loads one byte into the end-
point FIFO. When an endpoint FIFO is configured for Split Mode, a read of the endpoint FIFOn register
unloads one byte from the OUT endpoint FIFO; a write of the endpoint FIFOn register loads one byte into
the IN endpoint FIFO.
168
Endpoint
Number
R/W
Bit7
0
1
2
3
USB Register Definition 16.6. FIFOn: USB0 Endpoint FIFO Access
USB Addresses 0x20–0x23 provide access to the 4 pairs of endpoint FIFOs:
Writing to the FIFO address loads data into the IN FIFO for the corresponding endpoint.
Reading from the FIFO address unloads data from the OUT FIFO for the corresponding
endpoint.
IN/OUT Endpoint FIFO
R/W
Bit6
Split Mode
Enabled?
N/A
N
Y
N
Y
N
Y
0
1
2
3
R/W
Bit5
Table 16.3. FIFO Configurations
Maximum IN Packet Size (Dou-
ble Buffer Disabled / Enabled)
R/W
Bit4
FIFODATA
USB Address
0x20
0x21
0x22
0x23
256 / 128
128 / 64
Rev. 1.3
64 / 32
R/W
Bit3
R/W
Bit2
256 / 128
512 / 256
128 / 64
64
R/W
Bit1
Maximum OUT Packet Size
(Double Buffer Disabled /
Enabled)
256 / 128
128 / 64
64 / 32
R/W
Bit0
0x20 - 0x23
USB Address:
00000000
Reset Value

Related parts for C8051F34A-GMR