C8051F34A-GMR Silicon Labs, C8051F34A-GMR Datasheet - Page 162

no-image

C8051F34A-GMR

Manufacturer Part Number
C8051F34A-GMR
Description
8-bit Microcontrollers - MCU 48 MIPS 64KB 10ADC
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F34A-GMR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
16.3. USB Register Access
The USB0 controller registers listed in Table 16.2 are accessed through two SFRs: USB0 Address
(USB0ADR) and USB0 Data (USB0DAT). The USB0ADR register selects which USB register is targeted
by reads/writes of the USB0DAT register. See Figure 16.2.
Endpoint control/status registers are accessed by first writing the USB register INDEX with the target end-
point number. Once the target endpoint number is written to the INDEX register, the control/status registers
associated with the target endpoint may be accessed. See the “Indexed Registers” section of Table 16.2
for a list of endpoint control/status registers.
Important Note: The USB clock must be active when accessing USB registers.
162
USB0DAT
USB0ADR
SFRs
8051
Figure 16.2. USB0 Register Access Scheme
Rev. 1.3
Registers
Registers
Common
Interrupt
Register
Access
Index
FIFO
USB Controller
Endpoint0 Control/
Endpoint1 Control/
Endpoint2 Control/
Endpoint3 Control/
Status Registers
Status Registers
Status Registers
Status Registers

Related parts for C8051F34A-GMR