IC MCU 8BIT 3MHZ 52-PLCC

MC68HC11E0CFNE3

Manufacturer Part NumberMC68HC11E0CFNE3
DescriptionIC MCU 8BIT 3MHZ 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC11
MC68HC11E0CFNE3 datasheets
 

Specifications of MC68HC11E0CFNE3

Core ProcessorHC11Core Size8-Bit
Speed3MHzConnectivitySCI, SPI
PeripheralsPOR, WDTNumber Of I /o38
Program Memory TypeROMlessRam Size512 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCController Family/series68HC11
No. Of I/o's38Ram Memory Size512Byte
Cpu Speed3MHzNo. Of Timers1
Embedded Interface TypeSCI, SPIDigital Ic Case StyleLCC
Rohs CompliantYesProcessor SeriesHC11E
CoreHC11Data Bus Width8 bit
Data Ram Size512 BInterface TypeSCI, SPI
Maximum Clock Frequency3 MHzNumber Of Programmable I/os38
Number Of Timers8Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMTMinimum Operating Temperature- 40 C
On-chip Adc8 bit, 8 ChannelLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Program Memory Size-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
Page 32/124

Download datasheet (7Mb)Embed
PrevNext
Freescale Semiconductor, Inc.
Table 3-2 Instruction Set (Sheet 5 of 7)
Mnemonic
Operation
Description
LSRB
Logical Shift
Right B
0
b7
b0
C
LSRD
Logical Shift
Right Double
0
b7
A
b0
b7
B
b0
MUL
Multiply 8 by 8
A
B
D
NEG (opr)
Two’s
0 – M
M
Complement
Memory Byte
NEGA
Two’s
0 – A
A
Complement
A
NEGB
Two’s
0 – B
B
Complement
B
NOP
No operation
No Operation
ORAA (opr)
OR
A + M
A
Accumulator
A (Inclusive)
ORAB (opr)
OR
B + M
B
Accumulator
B (Inclusive)
PSHA
Push A onto
A
Stk,SP = SP – 1 A
Stack
PSHB
Push B onto
B
Stk,SP = SP – 1 B
Stack
PSHX
Push X onto
IX
Stk,SP = SP – 2
Stack (Lo
First)
PSHY
Push Y onto
IY
Stk,SP = SP – 2
Stack (Lo
First)
PULA
Pull A from
SP = SP + 1, A
Stk A
Stack
PULB
Pull B from
SP = SP + 1, B
Stk B
Stack
PULX
Pull X From
SP = SP + 2, IX
Stack (Hi
Stk
First)
PULY
Pull Y from
SP = SP + 2, IY
Stack (Hi
Stk
First)
ROL (opr)
Rotate Left
C b7
b0
ROLA
Rotate Left A
C b7
b0
ROLB
Rotate Left B
C b7
b0
ROR (opr)
Rotate Right
b7
b0
C
RORA
Rotate Right A
b7
b0
C
RORB
Rotate Right B
b7
b0
C
RTI
Return from
See Figure 3–2
Interrupt
RTS
Return from
See Figure 3–2
Subroutine
SBA
Subtract B
A – B
A
from A
3-12
For More Information On This Product,
Addressing
Instruction
Mode
Opcode
Operand Cycles
B
INH
54
INH
04
C
INH
3D
10
EXT
70
hh ll
IND,X
60
ff
IND,Y
18
60
ff
A
INH
40
B
INH
50
INH
01
A
IMM
8A
ii
A
DIR
9A
dd
A
EXT
BA
hh ll
A
IND,X
AA
ff
A
IND,Y
18
AA
ff
B
IMM
CA
ii
B
DIR
DA
dd
B
EXT
FA
hh ll
B
IND,X
EA
ff
B
IND,Y
18
EA
ff
INH
36
INH
37
INH
3C
INH
18
3C
INH
32
INH
33
INH
38
INH
18
38
EXT
79
hh ll
IND,X
69
ff
IND,Y
18
69
ff
A
INH
49
B
INH
59
EXT
76
hh ll
IND,X
66
ff
IND,Y
18
66
ff
A
INH
46
B
INH
56
INH
3B
12
INH
39
INH
10
CENTRAL PROCESSING UNIT
Go to: www.freescale.com
Condition Codes
S
X
H
I
N
Z
V
C
2
0
3
0
6
6
7
2
2
2
2
0
3
4
4
5
2
0
3
4
4
5
3
3
4
5
4
4
5
6
6
6
7
2
2
6
6
7
2
2
5
2
TECHNICAL DATA