IC MCU 8BIT 3MHZ 52-PLCC

MC68HC11E0CFNE3

Manufacturer Part NumberMC68HC11E0CFNE3
DescriptionIC MCU 8BIT 3MHZ 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC11
MC68HC11E0CFNE3 datasheets
 


Specifications of MC68HC11E0CFNE3

Core ProcessorHC11Core Size8-Bit
Speed3MHzConnectivitySCI, SPI
PeripheralsPOR, WDTNumber Of I /o38
Program Memory TypeROMlessRam Size512 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCController Family/series68HC11
No. Of I/o's38Ram Memory Size512Byte
Cpu Speed3MHzNo. Of Timers1
Embedded Interface TypeSCI, SPIDigital Ic Case StyleLCC
Rohs CompliantYesProcessor SeriesHC11E
CoreHC11Data Bus Width8 bit
Data Ram Size512 BInterface TypeSCI, SPI
Maximum Clock Frequency3 MHzNumber Of Programmable I/os38
Number Of Timers8Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMTMinimum Operating Temperature- 40 C
On-chip Adc8 bit, 8 ChannelLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Program Memory Size-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
Page 49/124

Download datasheet (7Mb)Embed
PrevNext
Freescale Semiconductor, Inc.
5.2.3 Parallel I/O
When a reset occurs in expanded multiplexed operating modes, the pins used for par-
allel I/O are dedicated to the expansion bus. In single-chip and bootstrap modes, all
ports are parallel I/O data ports. In expanded multiplexed and test modes, ports B, C,
and lines DATA6/AS and DATA7/R/W are a memory expansion bus with port B as a
high-order address bus, port C as a multiplexed address and data bus, AS as the de-
multiplexing signal, and R/as the data bus direction control. The CWOM bit in PIOC is
cleared so that port C is not in wired-OR mode. Port A, bits [0:3] and 7; and ports B,
C, and D are general-purpose I/O at reset and set for input. For this reason the pins
are configured as high impedance upon reset. Port A bits [4:6] are outputs, so high im-
pedance protection is not necessary.
Do not confuse pin function with the electrical state of the pin at reset.
All general-purpose I/O pins configured as inputs at reset are in a
high impedance state. Port data registers reflect the port's functional
state at reset. The pin function is mode dependent.
5.2.4 Timer
During reset, the timing system is initialized to a count of $0000. The prescaler bits are
cleared, and all output compare registers are initialized to $FFFF. All input capture reg-
isters are indeterminate after reset. The output compare 1 mask (OC1M) register is
cleared so that successful OC1 compares do not affect any I/O pins. The other four
output compares are configured so that they do not affect any I/O pins on successful
compares. All input capture edge-detector circuits are configured for capture disabled
operation. The timer overflow interrupt flag and all eight timer function interrupt flags
are cleared. All nine timer interrupts are disabled because their mask bits have been
cleared.
The I4/O5 bit in the PACTL register is cleared to configure the I4/O5 function as OC5;
however, the OM5:OL5 control bits in the TCTL1 register are clear so OC5 does not
control the PA3 pin.
5.2.5 Real-Time Interrupt
The real-time interrupt flag (RTIF) is cleared and automatic hardware interrupts are
masked. The rate control bits are cleared after reset and can be initialized by software
before the real-time interrupt (RTI) system is used. After reset, a full RTI period elaps-
es before the first RTI interrupt.
5.2.6 Pulse Accumulator
The pulse accumulator system is disabled at reset so that the PAI input pin defaults to
being a general-purpose input pin (PA7).
TECHNICAL DATA
For More Information On This Product,
NOTE
RESETS AND INTERRUPTS
Go to: www.freescale.com
5-5