IC MCU 8BIT 3MHZ 52-PLCC

MC68HC11E0CFNE3

Manufacturer Part NumberMC68HC11E0CFNE3
DescriptionIC MCU 8BIT 3MHZ 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC11
MC68HC11E0CFNE3 datasheets
 


Specifications of MC68HC11E0CFNE3

Core ProcessorHC11Core Size8-Bit
Speed3MHzConnectivitySCI, SPI
PeripheralsPOR, WDTNumber Of I /o38
Program Memory TypeROMlessRam Size512 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCController Family/series68HC11
No. Of I/o's38Ram Memory Size512Byte
Cpu Speed3MHzNo. Of Timers1
Embedded Interface TypeSCI, SPIDigital Ic Case StyleLCC
Rohs CompliantYesProcessor SeriesHC11E
CoreHC11Data Bus Width8 bit
Data Ram Size512 BInterface TypeSCI, SPI
Maximum Clock Frequency3 MHzNumber Of Programmable I/os38
Number Of Timers8Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMTMinimum Operating Temperature- 40 C
On-chip Adc8 bit, 8 ChannelLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Program Memory Size-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
Page 89/124

Download datasheet (7Mb)Embed
PrevNext
Freescale Semiconductor, Inc.
4.0 MHz
Control
1.0 MHz
Bits
1000 ns
PR[1:0]
0 0
1 count —
1.0 µs
overflow —
65.536 ms
0 1
1 count —
4.0 µs
overflow —
262.14 ms
1 0
1 count —
8.0 µs
overflow —
524.29 ms
1 1
1 count —
16.0 µs
overflow —
1.049 s
9.1 Timer Structure
Figure 9-1 shows the capture/compare system block diagram. The port A pin control
block includes logic for timer functions and for general-purpose I/O. For pins PA2,
PA1, and PA0, this block contains both the edge-detection logic and the control logic
that enables the selection of which edge triggers an input capture. The digital level on
PA[2:0] can be read at any time (read PORTA register), even if the pin is being used
for the input capture function. Pins PA[6:4] are used for either general-purpose output,
or as output compare pins. Pin PA3 can be used for general-purpose I/O, input capture
4, output compare 5, or output compare 1. When one of these pins is being used for
an output compare function, it cannot be written directly as if it were a general-purpose
output. Each of the output compare functions (OC5–OC2) is related to one of the port
A output pins. Output compare one (OC1) has extra control logic, allowing it optional
control of any combination of the PA[7:3] pins. The PA7 pin can be used as a general-
purpose I/O pin, as an input to the pulse accumulator, or as an OC1 output pin.
TECHNICAL DATA
For More Information On This Product,
Table 9-1 Timer Summary
XTAL Frequencies
8.0 MHz
2.0 MHz
500 ns
Main Timer Count Rates
500 ns
32.768 ms
2.0 µs
131.07 ms
4.0 µs
262.14 ms
8.0 µs
524.29 ms
TIMING SYSTEM
Go to: www.freescale.com
12.0 MHz
Other Rates
3.0 MHz
(E)
333 ns
(1/E)
333 ns
(E/1)
21.845 ms
16
(E/2
)
1.333 µs
(E/4)
87.381 ms
18
(E/2
)
2.667 µs
(E/8)
174.76 ms
19
(E/2
)
5.333 µs
(E/16)
349.52 ms
20
(E/2
)
9-3