MC68HC11E0CFNE3 Freescale Semiconductor, MC68HC11E0CFNE3 Datasheet - Page 53

IC MCU 8BIT 3MHZ 52-PLCC

MC68HC11E0CFNE3

Manufacturer Part Number
MC68HC11E0CFNE3
Description
IC MCU 8BIT 3MHZ 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC11E0CFNE3

Core Processor
HC11
Core Size
8-Bit
Speed
3MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Type
ROMless
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Controller Family/series
68HC11
No. Of I/o's
38
Ram Memory Size
512Byte
Cpu Speed
3MHz
No. Of Timers
1
Embedded Interface Type
SCI, SPI
Digital Ic Case Style
LCC
Rohs Compliant
Yes
Processor Series
HC11E
Core
HC11
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SCI, SPI
Maximum Clock Frequency
3 MHz
Number Of Programmable I/os
38
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit, 8 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
 Details
Freescale Semiconductor, Inc.
Table 5-4 Interrupt and Reset Vector Assignments
Vector Address
FFC0, C1 — FFD4, D5
Reserved
FFD6, D7
SCI Serial System
FFD8, D9
SPI Serial Transfer Complete
FFDA, DB
Pulse Accumulator Input Edge
FFDC, DD
Pulse Accumulator Overflow
FFDE, DF
Timer Overflow
FFE0, E1
Timer Input Capture 4/Output Compare 5
FFE2, E3
Timer Output Compare 4
FFE4, E5
Timer Output Compare 3
FFE6, E7
Timer Output Compare 2
FFE8, E9
Timer Output Compare 1
FFEA, EB
Timer Input Capture 3
FFEC, ED
Timer Input Capture 2
FFEE, EF
Timer Input Capture 1
FFF0, F1
Real Time Interrupt
FFF2, F3
IRQ (External Pin)
FFF4, F5
XIRQ Pin
FFF6, F7
Software Interrupt
FFF8, F9
Illegal Opcode Trap
FFFA, FB
COP Failure
FFFC, FD
Clock Monitor Fail
FFFE, FF
RESET
5.4.1 Interrupt Recognition and Register Stacking
An interrupt can be recognized at any time after it is enabled by its local mask, if any,
and by the global mask bit in the CCR. Once an interrupt source is recognized, the
CPU responds at the completion of the instruction being executed. Interrupt latency
varies according to the number of cycles required to complete the current instruction.
When the CPU begins to service an interrupt, the contents of the CPU registers are
pushed onto the stack in the order shown in Table 5-5. After the CCR value is stacked,
the I bit and the X bit, if XIRQ is pending, are set to inhibit further interrupts. The inter-
rupt vector for the highest priority pending source is fetched, and execution continues
at the address specified by the vector. At the end of the interrupt service routine, the
return from interrupt instruction is executed and the saved registers are pulled from the
stack in reverse order so that normal program execution can resume. Refer to SEC-
TION 3 CENTRAL PROCESSING UNIT for further information.
TECHNICAL DATA
For More Information On This Product,
Interrupt Source
SCI Transmit Complete
SCI Transmit Data Register Empty
SCI Idle Line Detect
SCI Receiver Overrun
SCI Receive Data Register Full
RESETS AND INTERRUPTS
Go to: www.freescale.com
CCR Mask
Local
Mask
I Bit
TCIE
TIE
ILIE
RIE
RIE
I Bit
SPIE
I Bit
PAII
I Bit
PAOVI
I Bit
TOI
I Bit
I4/O5I
I Bit
OC4I
I Bit
OC3I
I Bit
OC2I
I Bit
OC1I
I Bit
IC3I
I Bit
IC2I
I Bit
IC1I
I Bit
RTII
I Bit
None
X Bit
None
None
None
None
None
None
NOCOP
None
CME
None
None
5-9

Related parts for MC68HC11E0CFNE3