AD6636CBCZ Analog Devices Inc, AD6636CBCZ Datasheet - Page 64

• Manufacturer Part Number: AD6636CBCZ
• Description: IC DIGITAL DWNCONV 4CH 256CSPBGA
• Manufacturer: Analog Devices Inc
• Series: AD6636r

Specifications of AD6636CBCZ

• Rf Type: Cellular, CDMA2000, EDGE, GPRS, GSM
• Number Of Mixers: 1
• Secondary Attributes: Down Converter
• Current - Supply: 450mA
• Voltage - Supply: 3 V ~ 3.6 V
• Package / Case: 256-CSPBGA
• Brief Features: 4/6 Independent Wideband Processing Channel, Quadrature Correction & DC Correction For Complex Input
• Supply Voltage Range: 1.7V To 1.9V
• Operating Temperature Range: -40°C To +85°C
• Ic Function: Digital Down Converter (DDC)
• Rohs Compliant: Yes
• Pin Count: 256
• Screening Level: Industrial
• Package Type: CSPBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Frequency: -
• Gain: -
• Noise Figure: -
• Lead Free Status / Rohs Status: Compliant

AD6636
When this bit is cleared, the output for the LVDS controller is
taken from manual calibration value (Bits <7:0> of this
register).
<7:4>: These bits are open.
<3:0>: Manual Calibration Value Bits. The value of these bits is
used for manual LVDS calibration. When the autocalibrate bit is
set, these bits are don’t care.
Interrupt Status Register <15:0>
This register is read-only.
<15>: AGC5 RSSI Update Interrupt Bit. If the AGC5 update
interrupt enable bit is set, this bit is set by the AD6636
whenever AGC5 updates a new RSSI word (the new word
should be different from the previous word). If the AGC5
update interrupt enable bit is cleared, then this bit is not set (not
updated). An interrupt is not generated in this case.
Note: For Bits <15:10>, no interrupt is generated, if the new
RSSI word is the same as the previous RSSI word.
<14>: AGC4 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC4.
<13>: AGC3 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC3.
<12>: AGC2 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC2.
<11>: AGC1 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC1.
<10>: AGC0 RSSI Update Interrupt Bit. Similar to Bit <15> for
the AGC0.
<9>: Channel 5 Data Ready Interrupt Bit. This bit is set to
Logic 1 whenever the channel BIST signature registers are
loaded with data. The conditions required for setting this bit
are: the channel BIST signature registers is programmed for
BIST signature generation and the Channel 5 data ready enable
bit in the interrupt enable register is cleared. If the Channel 5
data ready enable bit in the interrupt enable register is set, the
AD6636 does not set this bit on signature generation and an
interrupt is not generated.
<8>: Channel 4 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 4.
<7>: Channel 3 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 3.
<6>: Channel 2 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 2.
<5>: Channel 1 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 1.
Rev. A | Page 64 of 80
<4>: Channel 0 Data Ready Interrupt Bit. Similar to Bit <9> for
Channel 0.
<3>: ADC Port D Power Monitoring Interrupt Bit. This bit is
set by the AD6636 whenever the ADC Port D power monitor
interrupt enable bit is set and the Port D power monitor timer
runs out (end of the Port D power monitor period). If the ADC
Port D power monitoring interrupt enable bit is cleared, the
AD6636 does not set this bit and does not generate an interrupt.
Note: In real input CMOS mode, all four input ports exist. In
complex input CMOS mode, only ADC Ports A and C function.
In real input LVDS mode, only ADC Ports A and C function.
<2>: ADC Port C Power Monitoring Interrupt Bit. Similar to
Bit <3> for ADC Port C.
<1>: ADC Port B Power Monitoring Interrupt Bit. Similar to
Bit <3> for ADC Port B.
<0>: ADC Port A Power Monitoring Interrupt Bit. Similar to
Bit <3> for ADC Port A.
Interrupt Enable Register <15:0>
<15>: AGC5 RSSI Update Enable Bit. When this bit is set, the
AGC5 RSSI update interrupt is enabled, allowing an interrupt
to be generated when the RSSI word is updated. When this bit is
cleared, an interrupt cannot be generated for this event. Also,
see the Interrupt Status Register <15:0> section.
<14>: AGC4 RSSI Update Enable Bit. Similar to Bit <15> for the
AGC4.
<13>: AGC3 RSSI Update Enable Bit. Similar to Bit <15> for the
AGC3.
<12>: AGC2 RSSI Update Enable Bit. Similar to Bit <15> for the
AGC2.
<11>: AGC1 RSSI Update Enable Bit. Similar to Bit <15> for the
AGC1.
<10>: AGC0 RSSI Update Enable Bit. Similar to Bit <15> for the
AGC0.
<9>: Channel 5 Data Ready Enable Bit. When this bit is set, the
Channel 5 data ready interrupt is enabled, allowing an interrupt
to be generated when Channel 5 BIST signature registers are
updated. When this bit is cleared, an interrupt cannot be
generated for this event.
<8>: Channel 4 Data Ready Enable Bit. Similar to Bit <9> for
Channel 4.
<7>: Channel 3 Data Ready Enable Bit. Similar to Bit <9> for
Channel 3.
<6>: Channel 2 Data Ready Enable Bit. Similar to Bit <9> for
Channel 2.