XC2VP7-5FFG896I

Manufacturer Part NumberXC2VP7-5FFG896I
DescriptionIC FPGA VIRTEX-II PRO 896-FBGA
ManufacturerXilinx Inc
SeriesVirtex™-II Pro
XC2VP7-5FFG896I datasheet
 

Specifications of XC2VP7-5FFG896I

Number Of Logic Elements/cells11088Number Of Labs/clbs1232
Total Ram Bits811008Number Of I /o396
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case896-BBGA, FCBGA
Lead Free Status / RoHS StatusLead free / RoHS CompliantNumber Of Gates-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
Page 65/430

Download datasheet (4Mb)Embed
PrevNext
R
Routing
DCM and MGT Locations/Organization
Virtex-II Pro DCMs and serial transceivers (MGTs) are
placed on the top and bottom of each block RAM and multi-
plier column in some combination, as shown in
The number of DCMs and RocketIO transceivers total twice
the number of block RAM columns in the device. Refer to
Figure 52, page 47
for an illustration of this in the XC2VP4
device.
Table 31: DCM and MGT Organization
Block RAM
Device
Columns
DCMs
XC2VP2
4
XC2VP4
4
XC2VP7
6
XC2VP20
8
XC2VPX20
8
XC2VP30
8
XC2VP40
10
XC2VP50
12
XC2VP70
14
XC2VPX70
14
XC2VP100
16
24 Horizontal Long Lines
24 Vertical Long Lines
120 Horizontal Hex Lines
120 Vertical Hex Lines
40 Horizontal Double Lines
40 Vertical Double Lines
16 Direct Connections
(total in all four directions)
8 Fast Connects
DS083 (v4.7) November 5, 2007
Product Specification
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
Place-and-route software takes advantage of this regular
array to deliver optimum system performance and fast com-
pile times. The segmented routing resources are essential
to guarantee IP cores portability and to efficiently handle an
Table
31.
incremental design flow that is based on modular imple-
mentations. Total design time is reduced due to fewer and
shorter design iterations.
Hierarchical Routing Resources
Most Virtex-II Pro signals are routed using the global rout-
ing resources, which are located in horizontal and vertical
MGTs
routing channels between each switch matrix.
4
4
As shown in
4
4
ered programmable interconnections, with a number of
resources counted between any two adjacent switch matrix
4
8
rows or columns. Fanout has minimal impact on the perfor-
8
8
mance of each net.
8
8
•
The long lines are bidirectional wires that distribute
8
8
signals across the device. Vertical and horizontal long
lines span the full height and width of the device.
8
12
•
The hex lines route signals to every third or sixth block
8
16
away in all four directions. Organized in a staggered
8
20
pattern, hex lines can only be driven from one end.
Hex-line signals can be accessed either at the
8
20
endpoints or at the midpoint (three blocks from the
12
20
source).
Figure 64: Hierarchical Routing Resources
www.xilinx.com
Figure 64, page
54, Virtex-II Pro has fully buff-
DS031_60_110200
Module 2 of 4
54

Related parts for XC2VP7-5FFG896I

Part Number DescriptionManufacturer Datasheet
  XC2VP7-5FFG896C IC FPGA VIRTEX-II PRO 896-FBGA Xilinx Inc
  XC2VP7-5FGG456I IC FPGA VIRTEX-II PRO 456-FBGA Xilinx Inc
  XC2VP7-5FFG672I IC FPGA VIRTEX-II PRO 672-FBGA Xilinx Inc
  XC2VP70-5FFG1517C IC FPGA VIRTEX-II PRO 1517-FBGA Xilinx Inc
  XC2VP70-5FFG1704C IC FPGA VIRTEX-II PRO 1704-FBGA Xilinx Inc
  XC2VP70-5FFG1517I IC FPGA VIRTEX-II PRO 1517-FBGA Xilinx Inc
  XC2VP70-5FFG1704I IC FPGA VIRTEX-II PRO 1704-FBGA Xilinx Inc
  XC2VP7-5FF672I IC FPGA VIRTEX-II PRO 672FFBGA Xilinx Inc
  XC2VP70-5FF1517I IC FPGA VIRTEX-II PRO 1517FFBGA Xilinx Inc
  XC2VP70-5FF1704I IC FPGA VIRTEX-II PRO 1704FFBGA Xilinx Inc
  XC2VP7-5FF672C FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 672-Pin FCBGA Xilinx Inc
XC2VP7-5FFG672C  XC2VP7-5FFG672C FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 672-Pin FCBGA Xilinx Inc
  XC2VP7-5FG456C FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 456-Pin FBGA Xilinx Inc
  XC2VP7-5FG456I FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 456-Pin FBGA Xilinx Inc
  XC2VP7-5FGG456C FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 456-Pin FBGA Xilinx Inc