IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 


Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 100/141

Download datasheet (3Mb)Embed
PrevNext
TXD, UART Transmit Pin.
• AC+ – Port E, Bit 2
AC+, Analog Comparator Positive Input. This pin is directly connected to the positive
input of the analog comparator.
• AC- – Port E, Bit 3
AC-, Analog Comparator Negative Input. This pin is directly connected to the negative
input of the analog comparator.
• INT4..INT7 – Port E, Bits 4 - 7
INT4..INT7, External Interrupt sources 4 - 7: The PE4 - PE7 pins can serve as external
interrupt sources to the MCU. Interrupts can be triggered by low level or positive or neg-
ative edge on these pins. The internal pull-up MOS resistors can be activated as
described above. See the interrupt description for further details, and how to enable the
sources.
Port E Schematics
Note that all port pins are synchronized. The synchronization latches are, however, not
shown in the figures.
Figure 66. Port E Schematic Diagram (Pin PE0)
ATmega103(L)
100
0945I–AVR–02/07