IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 


Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 87/141

Download datasheet (3Mb)Embed
PrevNext
Port A Schematics
Port B
0945I–AVR–02/07
pins are tri-stated when a reset condition becomes active, even if the clock is not
running.
Table 28. DDAn Effects on Port A Pins
DDAn
PORTAn
I/O
0
0
Input
0
1
Input
1
0
Output
1
1
Output
Note:
n: 7,6...0, pin number
Note that all port pins are synchronized. The synchronization latch is, however, not
shown in the figure.
Figure 53. Port A Schematic Diagrams (Pins PA0 - PA7)
MOS
PULL-
UP
PAn
WP:
WRITE PORTA
WD:
WRITE DDRA
RL:
READ PORTA LATCH
RP:
READ PORTA PIN
RD:
READ DDRA
SRE:
EXT. SRAM ENABLE
A:
ADDRESS
DATA
D:
WRITE
W:
R:
READ
n:
0-7
Port B is an 8-bit bi-directional I/O port with internal pull-ups.
Three I/O memory address locations are allocated for Port B, one each for the Data
Register – PORTB, $18($38), Data Direction Register – DDRB, $17($37) and the Port B
Input Pins – PINB, $16($36). The Port B Input Pins address is read-only, while the Data
Register and the Data Direction Register are read/write.
All port pins have individually selectable pull-up resistors. The Port B output buffers can
sink 20 mA and thus drive LED displays directly. When pins PB0 to PB7 are used as
ATmega103(L)
Pull-up
Comment
No
Tri-state (high-Z)
Yes
PAn will source current if ext. pulled low.
No
Push-pull Zero Output
No
Push-pull One Output
RD
RESET
R
Q
D
DDAn
C
WD
RESET
R
Q
D
PORTAn
C
RL
WP
RP
SRE
R
W
Dn
An
87