IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 

Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 48/141

Download datasheet (3Mb)Embed
PrevNext
ATmega103(L)
48
Figure 33. Timer/Counter1 Block Diagram
T/C1 OVER-
T/C1 COMPARE
MATCHA IRQ
FLOW IRQ
TIMER INT. MASK
TIMER INT. FLAG
REGISTER (TIMSK)
REGISTER (TIFR)
15
8
7
T/C1 INPUT CAPTURE REGISTER (ICR1)
15
8
7
TIMER/COUNTER1 (TCNT1)
15
8
7
16-BIT COMPARATOR
15
8
7
TIMER/COUNTER1 OUTPUT COMPARE REGISTER A
Timer/Counter1 can also be used as an 8-, 9- or 10-bit Pulse Width Modulator. In this
mode the counter and the OCR1A/OCR1B Registers serve as a dual glitch-free stand-
alone PWM with centered pulses. Refer to page 53 for a detailed description of this
function.
The Input Capture function of Timer/Counter1 provides a capture of the Timer/Counter1
contents to the Input Capture Register (ICR1), triggered by an external event on the
Input Capture pin – PD4/(IC1). The actual capture event settings are defined by the
Timer/Counter1 Control Register (TCCR1B). In addition, the Analog Comparator can be
set to trigger the Input Capture. Refer to “Analog Comparator” on page 75 for details on
this. The ICP pin logic is shown in Figure 34.
Figure 34. ICP Pin Schematic Diagram
T/C1 COMPARE
T/C1 INPUT
MATCHB IRQ
CAPTURE IRQ
T/C1 CONTROL
T/C1 CONTROL
REGISTER A (TCCR1A)
REGISTER B (TCCR1B)
0
CONTROL
LOGIC
CAPTURE
TRIGGER
0
T/C CLEAR
T/C CLOCK SOURCE
UP/DOWN
0
15
8
7
16-BIT COMPARATOR
8
7
0
15
TIMER/COUNTER1 OUTPUT COMPARE REGISTER B
CK
T1
0
0
0945I–AVR–02/07