IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 


Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 57/141

Download datasheet (3Mb)Embed
PrevNext
EEPROM Read/Write
Access
EEPROM Address Register –
EEARH, EEARL
EEPROM Data Register –
EEDR
EEPROM Control Register –
EECR
0945I–AVR–02/07
The EEPROM Access Registers are accessible in the I/O space.
The write access time is in the range of 2.5 - 4 ms, depending on the V
self-timing function lets the user software detect when the next byte can be written. A
special EEPROM Ready interrupt can be set to trigger when the EEPROM is ready to
accept new data.
In order to prevent unintentional EEPROM writes, a specific write procedure must be fol-
lowed. Refer to the description of the EEPROM Control Register for details on this.
When the EEPROM is written, the CPU is halted for two clock cycles before the next
instruction is executed. When it is read, the CPU is halted for four clock cycles.
Bit
15
14
13
$1F ($3F)
$1E ($3E)
EEAR7
EEAR6
EEAR5
7
6
5
Read/Write
R
R
R
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
The EEPROM Address Registers (EEARH and EEARL) specify the EEPROM address
in the 4 KB EEPROM space. The EEPROM Data bytes are addressed linearly between
0 and 4095.
Bit
7
6
5
$1D ($3D)
MSB
Read/Write
R/W
R/W
R/W
Initial Value
0
0
0
• Bits 7..0 – EEDR7..0: EEPROM Data:
For the EEPROM write operation, the EEDR Register contains the data to be written to
the EEPROM in the address given by the EEAR Register. For the EEPROM read oper-
ation, the EEDR contains the data read out from the EEPROM at the address given by
EEAR.
Bit
7
6
5
$1C ($3C)
Read/Write
R
R
R
Initial Value
0
0
0
• Bits 7..4 – Res: Reserved Bits
These bits are reserved bits in the ATmega103(L) and will always be read as zero.
• Bit 3 – EERIE: EEPROM Ready Interrupt Enable
When the I-bit in SREG and EERIE are set (one), the EEPROM Ready interrupt is
enabled. When cleared (zero), the interrupt is disabled. The EEPROM Ready interrupt
constantly generates an interrupt request when EEWE is cleared (zero).
ATmega103(L)
12
11
10
9
EEAR11
EEAR10
EEAR9
EEAR4
EEAR3
EEAR2
EEAR1
4
3
2
1
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
4
3
2
1
R/W
R/W
R/W
R/W
0
0
0
0
4
3
2
1
EERIE
EEMWE
EEWE
R
R/W
R/W
R/W
0
0
0
0
voltages. A
CC
8
EEAR8
EEARH
EEAR0
EEARL
0
R/W
R/W
0
0
0
LSB
EEDR
R/W
0
0
EERE
EECR
R/W
0
57