IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 


Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 94/141

Download datasheet (3Mb)Embed
PrevNext
Port C
The Port C Data Register –
PORTC
Port C Schematics
Port D
ATmega103(L)
94
Port C is an 8-bit output port.
The Port C pins have alternate functions related to the optional external data SRAM.
When using the device with external SRAM, Port C outputs the high-order address byte
during accesses to external Data memory. When a reset condition becomes active, the
port pins are not tri-stated, but the pins will assume their initial value after two stable
clock cycles.
Bit
7
6
5
$15 ($35)
PORTC7
PORTC6
PORTC5
Read/Write
R/W
R/W
R/W
Initial Value
0
0
0
Figure 61. Port C Schematic Diagram (Pins PC0 - PC7)
PCn
WP:
WRITE PORTC
RL:
READ PORTC LATCH
A:
SRAM ADDRESS
SRE:
EXTERNAL SRAM ENABLE
0-7
n:
Port D is an 8-bit bi-directional I/O port with internal pull-up resistors.
Three I/O memory address locations are allocated for the Port D, one each for the Data
Register – PORTD, $12($32), Data Direction Register – DDRD, $11($31) and the Port D
Input Pins – PIND, $10($30). The Port D Input Pins address is read-only, while the Data
Register and the Data Direction Register are read/write.
The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally
pulled low will source current if the pull-up resistors are activated.
Some Port D pins have alternate functions as shown in Table 31.
Table 31. Port D Pin Alternate Functions
Port Pin
Alternate Function
PD0
INT0 (External Interrupt0 Input)
PD1
INT1 (External Interrupt1 Input)
PD2
INT2 (External Interrupt2 Input)
PD3
INT3 (External Interrupt3 Input)
PD4
IC1 (Timer/Counter1 Input Capture Trigger)
PD6
T1 (Timer/Counter1 Clock Input)
PD7
T2 (Timer/Counter2 Clock Input)
4
3
2
1
PORTC4
PORTC3
PORTC2
PORTC1
PORTC0
R/W
R/W
R/W
R/W
0
0
0
0
RESET
R
Q
D
PORTCn
C
RL
WP
SRE
An
0
PORTC
R/W
0
0945I–AVR–02/07