IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 

Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 112/141

Download datasheet (3Mb)Embed
PrevNext
Parallel Programming
Characteristics
ATmega103(L)
112
Figure 76. Parallel Programming Timing
t
XTAL1
XHXL
t
DVXH
Data & Contol
(DATA, XA0/1, BS1)
t
BVXH
PAGEL
t
PHPL
WR
RDY/BSY
OE
DATA
Table 41. Parallel Programming Characteristics T
Symbol
Parameter
V
Programming Enable Voltage
PP
I
Programming Enable Current
PP
t
Data and Control Valid before XTAL1 High
DVXH
t
XTAL1 Pulse Width High
XHXL
t
Data and Control Hold after XTAL1 Low
XLDX
t
XTAL1 Low to WR Low
XLWL
t
BS1 Valid before XTAL1 High
BVXH
t
PAGEL Pulse Width High
PHPL
t
BS1 Hold after PAGEL Low
PLBX
t
PAGEL Low to WR Low
PLWL
t
BS1 Valid to WR Low
BVWL
t
BS1 Hold after RDY/BSY High
RHBX
(1)
t
WR Pulse Width Low
WLWH
t
WR High to RDY/BSY Low
WHRL
t
WR Low to RDY/BSY High
WLRH
t
XTAL1 Low to OE Low
XLOL
t
OE Low to DATA Valid
OLDV
t
OE High to DATA Tri-stated
OHDZ
t
WR Pulse Width Low for Chip Erase
WLWH_CE
t
WR Pulse Width Low for Progr. the Fuse Bits
WLWH_PFB
Notes:
1. Use t
for Chip Erase and t
WLWH_CE
2. If t
is held longer than t
WLWH
t
XLWL
t
XLDX
t
t
PLBX
BVWL
t
WLWH
t
PLWL
t
WHRL
t
XLOL
t
OLDV
= 25°C ± 10%, V
A
CC
Min
Typ
11.5
67
67
67
67
67
67
67
67
67
67
67
(2)
20
(2)
0.5
0.7
67
20
5
10
1.0
1.5
for programming the fuse bits.
WLWH_PFB
, no RDY/BSY pulse will be seen.
WLRH
t
RHBX
t
WLRH
t
OHDZ
= 5V ± 10%
Max
Units
12.5
V
250
µA
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
0.9
ms
ns
ns
20
ns
15
ms
1.8
ms
0945I–AVR–02/07